

Call for Papers

The 2004 International Workshop on Methodologies in Low Power Design (MLPD'04)

<http://www.engr.newpaltz.edu/~mlpd>

in conjunction with

The 2004 International Multiconference in Computer Science and Computer Engineering

[_http://www.world-academy-of-science.org:8080/CSREA/ws](http://www.world-academy-of-science.org:8080/CSREA/ws)

Monte Carlo Resort, Las Vegas, Nevada, USA
June 21-24, 2004

The 2004 International Workshop on methodologies in Low Power Design (MLPD'04) is organized to provide a forum for researchers to discuss and investigate the emerging problems in the low power design. In 2004, it will be held in conjunction with "**The 2004 International Multiconference in Computer Science and Computer Engineering**" at Monte Carlo Resort, Las Vegas, Nevada, USA, June 21-24, 2004.

Scope:

The major objective of this workshop is to emphasize low power aspects with particular regard to design, architecture, tools and technologies. The workshop seeks original contributions on, but not limited to, the following topics:

- **Logic and Circuit Design** -- Low voltage low power logic families, Low power circuits, Memory circuits, Low power arithmetic and signal processing circuits, Asynchronous and self-timed circuits, Adiabatic switching.
- **Microarchitecture Design** -- Processor core design, Cache design, Pipelining, Bus encoding.
- **System Design** -- Microprocessor, DSP and embedded systems design, ASIC and FPGA designs, Power aware compiler and operating system design, Application level optimizations, Voltage and instruction scheduling.
- **Physical Design** -- Library optimization and characterization, Power analysis, IR drop analysis, Power models, Power supply and delivery, Power topology design.
- **Testing and Characterization** -- Low VT low voltage process, SOI, IDDQ, Models and parameter extraction.
- **Low Power EDA Tools** -- Energy simulation and estimation tools, RTL/gate-level simulation based power analysis, Low power synthesis, RTL exploration, RTL/gate-level optimization, Low power clock tree synthesis, Interconnect modeling, Behavioral and system level design aids, and Algorithmic level tools.
- **Technologies** -- Emerging logic and memory technologies, Cooling technologies, Battery technologies.

Paper Submissions:

Authors are requested to submit draft papers not exceeding 10 pages (12-point font size, double spaced, paper size: Letter-8.5x11 inch) including abstract, five key words, contact address, figures and references. Electronic submissions (in pdf or MS Word formats), using upload link in <http://www.engr.newpaltz.edu/~mlpd>, is recommended. Otherwise, please send three copies to: Baback Izadi, Dept. of ECE, SUNY-New Paltz, 75 South Manheim Blvd., New Paltz, NY 12561, USA. All questions or problems regarding the author guidelines or the submission system, should be sent to mlpd@engr.newpaltz.edu.

The length of the Camera-Ready papers will be limited to 7 (IEEE style) pages. The first page of the draft paper should include: title of the paper, name, affiliation, postal address, Email address, telephone number, & Fax number for each author. The first page should also include the name of the author who will be presenting the paper (if accepted) & a maximum of 5 keywords.

Workshop Organizing Committee:

Damu Radhakrishnan State University of New York - New Paltz Tel: (845) 257-3772 Fax: (845) 257-3730 Email: damu@engr.newpaltz.edu	Baback Izadi State University of New York - New Paltz Tel: (845) 257-3823 Fax: (845) 257-3730 Email: bai@engr.newpaltz.edu
Vijayan Asari Old Dominion University Tel: (757)683-3752 Fax: (757)683-3220 Email: vasari@odu.edu	A. P. Preethy Georgia State University Tel: (404) 651-0679 Fax: (404) 463-9912 Email: ppreet@cs.gsu.edu

Important Deadlines:

- | | |
|---|-----------------------|
| • Draft Paper submission deadline: | Feb 16, 2004 |
| • Notification of paper acceptance: | Mar 22, 2004 |
| • Pre-registration deadline: | April 21, 2004 |
| • Deadline for final (camera-ready) submission: | April 21, 2004 |

Evaluation Process:

Papers will be evaluated for originality, significance, clarity, and soundness. Several reviewers will review submitted papers formally and anonymously. The papers will be selected on the basis of peer reviews.

Publication:

CSREA Press (ISBN) will publish the conference proceedings. The proceedings will be available at the conference site. Some accepted papers will also be considered for journal publication (soon after the conference). All conference proceedings published by CSREA Press are considered for inclusion in major database indexes that are designed to provide easy access to the current literature of the sciences (database examples: ISI Thomson Scientific, IEE INSPEC etc.).