

Journal papers

- N. R. Peddamgari and [D. Radhakrishnan](#), “ Low Power Multiplier by Effective Capacitance Reduction,” American Journal of Engineering and Applied Sciences, vol. 10 (1), pp. 126-133, Jan. 2017.
- B. Jose and [D. Radhakrishnan](#), Redundant Binary Partial product Generators for Compact Accumulation in Booth Multipliers, Microelectronics Journal, vol. 40, Issue 11, pp. 1606-1612, Nov. 2009.
- Y.S. Lin and [D. Radhakrishnan](#), [Delay Efficient 32-bit Carry-Skip Adder](#), VLSI Design, Hindawi Publishing Corporation, vol. 2008, Issue 2, Article No. 9, Jan 2008.
- R. Menon and [D. Radhakrishnan](#), [High Performance 5:2 Compressor Architectures](#), IEE Proc. – Circuits, Devices and Syst., vol. 153, no. 5, pp. 447-452, Oct. 2006.
- [D. Radhakrishnan](#), [Low Voltage Low Power CMOS Full Adder](#), IEE Proc. – Circuits, Devices and Syst., vol. 148, no. 1, pp. 19-24, Feb. 2001.
- A.P. Preethy and [D. Radhakrishnan](#), [RNS Based Logarithmic Adder](#), IEE Proc. - Comput. Digital Tech., vol. 147, no. 4, pp. 283-287, July 2000.
- K.V. Asari, T. Srikanthan, S. Kumar and [D. Radhakrishnan](#), [A Pipelined Architecture for Image Segmentation by Adaptive Progressive Thresholding](#), Microprocessors and Microsystems, vol. 23, no. 8-9, pp. 493-499, Dec. 1999.
- [D. Radhakrishnan](#), [Switching Activity in CMOS Pass Networks](#), IEE Electronics Letters, vol. 35, no. 24, pp. 2115-2116, Nov. 1999.
- [D. Radhakrishnan](#), [Low Voltage CMOS Full Adder Cells](#), IEE Electronics Letters, vol. 35, no. 21, pp. 1792-1794, Oct. 1999.
- S. Kumar, K.V. Asari, and [D. Radhakrishnan](#), [Real-time Automatic Extraction of Lumen Region and Boundary from Endoscopic Images](#), Med. Biol. Eng. Comput., vol. 37, no. 5, pp. 600-604, Sept. 1999.
- K.V. Asari, S. Kumar and [D. Radhakrishnan](#), [A New Approach for Nonlinear Distortion Correction in Endoscopic Images Based on Least Squares Estimation](#), IEEE Trans. Medical Imaging, vol. 18, no. 4, pp. 345-354, April 1999.
- [D. Radhakrishnan](#) and A.P. Preethy, [A Parallel Approach to Direct Analog-to-Residue Conversion](#), Information Processing Letters, vol. 69, no. 5, pp. 249-252, March 1999.
- K.V. Asari, S. Kumar and [D. Radhakrishnan](#), [Technique of Distortion Correction in Endoscopic Images using a Polynomial Expansion](#), Med. Biol. Eng. Comput., vol. 37, no. 1, pp. 8-12, Jan. 1999.
- [D. Radhakrishnan](#), [Modulo Multipliers using Polynomial Rings](#), IEE Proc. - Circuits, Devices and Syst., vol. 145, no. 6, pp. 443-445, Dec. 1998.
- [D. Radhakrishnan](#), [A Microcontroller Based Pacemaker Tester](#), Jour. of Network and Computer Applications, pp. 405-413, Oct. 1996.
- [D. Radhakrishnan](#) and Y. Yuan, [Novel Approaches to the Design of VLSI RNS Multipliers](#), IEEE Trans. on Circuits and Systems, vol. 39, no. 1, pp. 52-57, Jan. 1992.

- **D. Radhakrishnan** and T. Pyon, [Compact Real Time RNS Error Corrector](#), Intl. Jour. of Electronics, vol. 70, no. 1, pp. 51-67, 1991.
- **D. Radhakrishnan** and C. Lai, [Efficient Tests for CMOS VLSI Circuits](#), Intl. Jour. of Electronics, vol. 71, no. 1, pp. 29-43, July 1991.
- **D. Radhakrishnan** and Y. Yuan, [Fast and Highly Compact RNS Multipliers](#), Intl. Jour. of Electronics, vol. 70, no. 2, pp. 281-293, 1991.
- **D. Radhakrishnan**, [Design of CMOS Circuits](#), IEE Proceedings, Circuits, Devices and Systems, vol. 138, no. 1, pp. 83-90, Feb. 1991.
- S. Manjunath and **D. Radhakrishnan**, [Efficient Design of CMOS TSC Checkers](#), Intl. Jour. of Electronics, vol. 71, no. 1, pp. 67-79, July 1991.
- S. Sasi and **D. Radhakrishnan**, [Hazards in CMOS Circuits](#), Intl. Jour. of Electronics, vol. 68, no. 6, pp. 967-990, June 1990.
- S. Sasi and **D. Radhakrishnan**, [Transients in CMOS Circuits](#), Jour. IETE, vol. 36, nos. 3&4, pp. 306-312, May-Aug. 1990.
- J. Chiang and **D. Radhakrishnan**, [Hazard-free Design of Mixed Operating Mode Asynchronous Sequential Circuits](#), Intl. Jour. of Electronics, vol. 68, no. 1, pp. 23-37, Jan. 1990.
- **D. Radhakrishnan**, S.R. Whitaker and G.K. Maki, [Formal Design Procedures for Pass Transistor Switching Circuits](#), IEEE Jour. of Solid-State Circuits, pp. 531-536, April 1985.