## **Verification Academy**

# Introduction to the UVM Object Oriented Programming

Ray Salemi Senior Verification Consultant

info@verificationacademy.com | www.verificationacademy.com



## **Ray Salemi — Senior Verification Consultant**

#### FPGA Simulation

A Complete Step-by-Step Guide



Ray Salemi



#### The UVM Primer

An Introduction to the Universal Verification Methodology

Ray Salemi

#### Introduction to Advanced Verification

Introduction to the UVM

## Agenda

- 1. SystemVerilog for VHDL Engineers
- 2. Object Oriented Programming
- 3. SystemVerilog Interfaces
- 4. Packages, Includes, and Macros
- 5. UVM Test Objects
- 6. UVM Environments
- 7. Connecting Objects
- 8. Transaction Level Testing
- 9. The Analysis Layer
- **10. UVM Reporting**
- **11. Functional Coverage with Covergroups**
- **12. Introduction to Sequences**

## **Object Oriented Programming**

#### **An Old Hardware Concept**



## **Object Oriented Programming**

#### **An Old Hardware Concept**



## **Object Oriented Programming**

### **An Old Hardware Concept**



## **Data Encapsulation in VHDL : Records**



## **Encapsulation in SystemVerilog**



## Terminology



## **Differences in SystemVerilog Classes**



#### **Advantage of Classes: Extension**



### What Can I Do with Objects?





### What Can I Do with Objects?





## **Randomizing Objects**



## Randomizing



```
28 module top;
29
     mem_op op;
30
    initial begin
31
32
        op = new();
33
        repeat (5) begin
           assert(op.randomize());
34
35
           $display("op -> %s",op.convert2string);
36
       end
37
     end
38 endmodule // top
```

#	Loa	adin	g work.to	р				_
#	ор	->	addr b61	L9 data	88	ор	write	
#	ор	->	addr 390	0 data	Зb	ор	write	
#	ор	->	addr cli	f2 data	50	ор	write	
#	ор	->	addr 030	9 data	7d	ор	read	
#	ор	->	addr 7e6	59 data	87	ор	read	
V	SIM	3>						

## **Constraining Randomization**



VSIM	1>	run -all			
# op	->	addr aba6	data 89	ор	read
# op	->	addr 0377	data 75	ор	read
# op	->	addr 85a5	data 81	ор	read
# op	->	addr 31c0	data 9c	ор	read
# ор	->	addr 1924	data dc	ор	read

## **Add Constraints by Extending Classes**



28	module top;	
29	read_op op;	
30		
31	initial begin	
32	op = new();	
33	repeat (5) begin	
34	<pre>assert(op.randomize());</pre>	# op -> addr aba6 data 89 op read
35	<pre>\$display("op -&gt; %s",op.convert2string);</pre>	# op -> addr 0377 data 75 op read
36	end	# op -> addr 85a5 data 81 op read # op -> addr 31c0 data 9c op read
37	end	# op -> _addr 1924 data dc op read





- SystemVerilog uses classes to encapsulate data and functionality
- You can create families of classes. Child classes inherit functionality from their parents.
- SystemVerilog can randomize objects. You can control the randomization with constraints.

## **Next Session**

- 1. SystemVerilog for VHDL Engineers
- 2. Object Oriented Programming
- 3. SystemVerilog Interfaces
- 4. Packages, Includes, and Macros
- 5. UVM Test Objects
- 6. UVM Environments
- 7. Connecting Objects
- 8. Transaction Level Testing
- 9. The Analysis Layer
- **10. UVM Reporting**
- **11. Functional Coverage with Covergroups**
- **12. Introduction to Sequences**

## **Verification Academy**

# Introduction to the UVM Object Oriented Programming

Ray Salemi Senior Verification Consultant

info@verificationacademy.com | www.verificationacademy.com

