First Name:\_\_\_\_\_

\_\_\_\_\_ Last Name: \_\_\_\_\_

1) Bob is building a fence behind his house. He uses a hammer to attach a board to the rail. Bob then measures and cuts the next board.

The likelihood that Bob will need the hammer again is an example of \_\_\_\_\_ locality.

• spatial

- temporal
- 2) Bob is building a fence behind his house. He grabs a hammer from the garage. Bob will likely need additional tools stored in the garage, so Bob also grabs nails, a shovel, and a level.

The likelihood that Bob will need resources stored together in the garage is an example of \_\_\_\_\_ locality.

• spatial

C temporal

3) Given the following loop, the high likelihood of accessing multiple elements within array A is an example of \_\_\_\_\_ locality.

```
while (i < 10){
    A[i] = A[i] + 2;
    i = i + 1;
}
C spatial
C temporal</pre>
```

4) Given the following loop, the high likelihood of accessing i = i + 1 repeatedly is an example of \_\_\_\_\_ locality.

```
while (i < 10){
A[i] = A[i] + 2;
i = i + 1;
}
C spatial
C temporal
```

5) Instructions may exhibit temporal locality, but not spatial locality.

C True

C False

- 6) Data may exhibit spatial locality, but not temporal locality.
- C <sub>True</sub>
- C False
- 7) A memory hierarchy is composed of an upper level and a lower level. Data is requested by the processor. 9 out of 10 requests find the data in the upper level and returns the data in 0.4 ns. The remaining requests require 0.7 ns to return the data.

Determine the corresponding values for the upper level memory.

•	0.4			
•	0.9			
•	0.1			
•	0.7			

Hit rate

Miss rate

Hit time

Miss penalty

Select the memory technology that most closely matches the statements below.

8)Used to implement the memory levels closest to the processor.

- C SRAM
- C DRAM

9)Has fewer transistors per bit of memory.

- C SRAM
- C DRAM

10)Requires a periodic refresh.

- C SRAM
- C DRAM

11)Magnetic disk access times.

- Rotational latency
- Transfer time
- Seek time

The time required to move the head to the desired track.

The time required for the desired sector to rotate under the head.

The time required to transfer a block of bits.

A magnetic disk is a type of \_\_\_\_\_.

- mechanical device
- <sup>C</sup> semiconductor memory

12)Writes to the same location in a \_\_\_\_\_ can wear out memory bits.

<sup>C</sup> flash memory

<sup>C</sup> magnetic disk

13)Memories in personal mobile devices are typically \_\_\_\_\_.

- flash memory
- <sup>C</sup> magnetic disk

14)In a magnetic disk, sequential block numbers are placed next to one another on a track. Ex: Block 207 is placed after block 206.

- C <sub>True</sub>
- C False
- 15)Magnetic disks are volatile.
- True
- C False

Determine the cache index given the direct-mapped cache size and block address. Type the cache index as a binary value. Ex: 110

16)Direct-mapped cache size: 8 one-word blocks, Block address: 000112

17)Direct-mapped cache size: 8 one-word blocks, Block address: 101012

18)Direct-mapped cache size: 8 one-word blocks, Block address: 100001012

19)Direct-mapped cache size: 16 one-word blocks, Block address: 001011002

Index	v	Tag	Data
000	Ν		
001	Υ	00 <sub>two</sub>	Memory (00001 <sub>two</sub> )
010	Ν		
011	Υ	11 <sub>two</sub>	Memory (11011 <sub>two</sub> )
100	Υ	11 <sub>two</sub>	Memory (11100 <sub>two</sub> )
101	Ν		
110	Υ	01 <sub>two</sub>	Memory (01110 <sub>two</sub> )
111	Υ	10 <sub>two</sub>	Memory (10111 <sub>two</sub> )

## 20)A request to address 00101<sub>two</sub> results in a cache \_\_\_\_\_.

° <sub>hit</sub>

C <sub>miss</sub>

## 21)After a request to address 00110<sub>two</sub>, the tag in cache block 110<sub>two</sub> is \_\_\_\_\_two.

Index	v	Tag	Data
000	Ν		
001	Υ	00 <sub>two</sub>	Memory (00001 <sub>two</sub> )
010	Ν		
011	Ν		
100	Υ	11 <sub>two</sub>	Memory (11100 <sub>two</sub> )
101	Ν		
110	Ν		
111	Υ	10 <sub>two</sub>	Memory (10111 <sub>two</sub> )

C <sub>10</sub>

° <sub>00</sub>

## 22)A request to address 00001<sub>two</sub> results in a cache \_\_\_\_\_.

Index	v	Tag	Data
000	Υ	01 <sub>two</sub>	Memory (01000 <sub>two</sub> )
001	Υ	11 <sub>two</sub>	Memory (11001 <sub>two</sub> )
010	Υ	01 <sub>two</sub>	Memory (01010 <sub>two</sub> )
011	Υ	00 <sub>two</sub>	Memory (00011 <sub>two</sub> )
100	Ν		
101	Ν		
110	Ν		
111	Ν		

C hit

• miss

23)After a request to add	dress 00101 <sub>two</sub> , t	the data in cache bloc	k 101 <sub>two</sub> is Memory	(two).
---------------------------	--------------------------------	------------------------	--------------------------------	--------

Index	v	Tag	Data
000	Υ	01 <sub>two</sub>	Memory (01000 <sub>two</sub> )
001	Ν		
010	Ν		
011	Υ	00 <sub>two</sub>	Memory (00011 <sub>two</sub> )
100	Ν		
101	Υ	11 <sub>two</sub>	Memory (11101 <sub>two</sub> )
110	Υ	00 <sub>two</sub>	Memory (00110 <sub>two</sub> )
111	Ν		

C 11101

```
• <sub>00101</sub>
```

24)A request to address 10111<sub>two</sub> results in a cache \_\_\_\_\_.

Index	v	Tag	Data
000	Ν		
001	Ν		
010	Υ	11 <sub>two</sub>	Memory (11010 <sub>two</sub> )
011	Ν		
100	Υ	10 <sub>two</sub>	Memory (10100 <sub>two</sub> )
101	Ν		
110	Υ	00 <sub>two</sub>	Memory (00110 <sub>two</sub> )
111	Υ	10 <sub>two</sub>	Memory (10111 <sub>two</sub> )

€ <sub>hit</sub>

• miss

25)After a request to address 10000<sub>two</sub>, the data in cache block 000<sub>two</sub> \_\_\_\_\_.

Index	v	Tag	Data
000	Υ	10 <sub>two</sub>	Memory (10000 <sub>two</sub> )
001	Υ	00 <sub>two</sub>	Memory (00001 <sub>two</sub> )
010	Υ	11 <sub>two</sub>	Memory (11010 <sub>two</sub> )
011	Υ	11 <sub>two</sub>	Memory (11011 <sub>two</sub> )
100	Υ	10 <sub>two</sub>	Memory (10100 <sub>two</sub> )
101	Υ	00 <sub>two</sub>	Memory (00101 <sub>two</sub> )
110	Υ	00 <sub>two</sub>	Memory (00110 <sub>two</sub> )
111	Υ	10 <sub>two</sub>	Memory (10111 <sub>two</sub> )

C is empty

C does not change

26)Cache block  $111_{two}$  with tag  $00_{two}$  corresponds to memory address \_\_\_\_\_two.

C 11100

C 00111

27) Design a direct-mapped cache with the following parameters:

- Address size: 32 bits
- Cache data size: 2 KB
- Cache block: 1 word

28) The following is a series of address references given as word addresses: 9, 4, 20, 4, 8, 15, 5, 19, 4, 20, 4, 22, 7, 17, 10. Assume direct map with a word size of 1 and a total size of 8 words. Show the hits and misses and final cache contents. Show the final cache content.

Location	Hit/Miss?
9	
4	
20	
4	
8	
15	
5	
19	
4	
20	
4	
22	
7	
17	
10	