


First Name: _____ Last Name: _____

1) Which of the following is correct for a load instruction?



- MemtoReg should be set to cause the data from memory to be sent to the register file.
- MemtoReg should be set to cause the correct register destination to be sent to the register file.
- We do not care about the setting of MemtoReg for loads.
- 2) The single-cycle datapath conceptually described in this section *must* have separate instruction and data memories, because _____.
- the formats of data and instructions are different in MIPS, and hence different memories are needed
- having separate memories is less expensive
- the processor operates in one cycle
- 3) If the instruction is SW, then ALUOp should be _____.
- 00
- 01
- 10

- unknown

- 4) If the instruction is SW, then the ALU's four control inputs should be _____.
 - 0000
 - 0010
 - 0110


- 5) For LW and SW instructions, the ALU function _____.
 - is the same
 - differs

- 6) If the instruction is OR, then ALUOp should be _____.
 - 0001
 - 10
 - unknown

- 7) If the instruction is OR, then as well as examining the ALUOp bits, the ALU control will also examine _____.
 - Instruction[31:26] (the leftmost bits)
 - Instruction[5:0] (the rightmost bits)

- 8) If the instruction is OR, then the ALU control will (after examining the ALUOp and funct bits) output _____.
 - 10
 - 0000
 - 0001

Consider the datapath and control unit below,



- 9) The control unit sends _____ bits to the ALU control.
- 0
- 1
- 2
- 10) The control unit enables a write to the register file using the _____ signal.
- RegDst
- MemWrite
- RegWrite
- 11) When MemToReg is 0, the data appearing at the register file's data input comes from the _____.
- ALU's output
- data memory's output
- register file's output
- 12) The ALU's top input always comes from the Read data 1 output of the register file. The ALU's bottom input can come from two possible places: The Read data 2 output of the register file, or the instruction's lower 16 bits, sign extended to 32 bits. Which control unit output select among those two places?
- ALUOp
- ALUSrc
- Zero

13) The control unit's Branch output will be 1 for a branch equal instruction. However, the branch's target address is only loaded into the PC if the ALU's Zero output is _____. Otherwise, PC is loaded with PC + 4.

- 0
- 1
- (actually, Zero is not involved)

Consider the figure below showing control unit outputs for four kinds of instructions, using four rows (Rows 1, 2, 3, and 4).

Instruction	RegDst	ALUSrc	Memto-Reg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

14) In Row 1, RegWrite is 1, meaning the register is always written for an R-type instruction.

- True
- False

15) In Row 1, the last two bits, ALUOp, are 10, meaning the ALU will perform an add function.

- True
- False

16) MemWrite is 1 for Row 3 (SW), but is 0 for Row 2. The reason is because while a store word instruction writes to the data memory, a _____ instruction does not.

- R-type
- load word

17) In beq's Row 4, MemToReg is X because the value appearing at the register file's Write data input is irrelevant.

- True
- False

Consider the datapath in action for a load instruction. Indicate the values for the listed control signals.

18) RegDst

- 0
- 1

19) Branch

- 0
- 1

20) MemRead

- 0
- 1

21) MemToReg

- 0
- 1

22) ALUSrc

- 0
- 1

23) RegWrite

- 0
- 1

24) For a store word (SW) instruction, MemRead would be _____.


- 0
- 1

25) For a store word (SW) instruction, RegWrite would be _____.

- 0
- 1

26) Highlight the active paths and assign values to the control signals of the following for

- a. beq \$8, \$9, 0x12
- b. lw \$12, 0x34(\$10)
- c. add \$9, \$8, \$10



27)

a. Highlight and annotate the active data path with what they carry for:

`lw $12, 0x34($10)`

Assume prior to the execution, $PC = 0X1020$, $\$12 = 0X9040$, $\$10 = 0X9040$.

$Mem[0x9040] = 0X122C$, $Mem[0x9074] = 0X3D82$, $Mem[0x84B4] = 0xAC12$

b. Fill the following table with the associated control signal values:

Instruction	PCSrc	RegDst	ALUSrc	Memto-Reg	Reg Write	Mem Read	Mem Write	Branch	ALUControl
lw									

c. Determine the contents after the execution

$PC =$ $\$12 =$ $\$10 =$ $Mem[0x9040] =$

$Mem[0x9074] =$ $Mem[0x84B4] =$

