


## Problem 1 (30 Points)

*lw rt, d16(rs)*

- Draw only the data path for the instruction
- Highlight the active components on a printed copy of

<http://www.engr.newpaltz.edu/~bai/EGC442/f519.pdf>

a.







a. This instruction uses instruction memory, both register read ports, the ALU to add Rd and Rs together, uses the result as the address of memory where contents of rt is stored. Therefore the used blocks would be:

- Instruction memory
- Register
- ALU
- Data Memory

b. We need to ability to read rs, rd, and rt simultaneously. This requires modification to our register files resulting in three outputs out of our registers. In addition, we need the ability to add rs and rd. This can be accomplished by adding an input to ALUMux from rd.

c. We need to ability to control the ALUMux which chooses between rt and rd.


Problem 3 (20 Points)

a. Clock cycle time is determined by the critical path, which for the given latencies happens to be to get the data value for the load instruction: I-Mem (read instruction), Regs (takes longer than Control), Mux (select ALU input), ALU, Data Memory, and Mux (select value from memory to be written into Registers). The latency of this path is  $400 \text{ ps} + 200 \text{ ps} + 30 \text{ ps} + 120 \text{ ps} + 350 \text{ ps} + 30 \text{ ps} = 1130 \text{ ps}$ .  $1430 \text{ ps}$  ( $1130 \text{ ps} + 300 \text{ ps}$ , ALU is on the critical path).

b. The speedup comes from changes in clock cycle time and changes to the number of clock cycles we need for the program: We need 5% fewer cycles for a program, but cycle time is 1430 instead of 1130, so we have a speedup of  $(1/0.95) * (1130/1430) = 0.83$ , which means we actually have a slowdown.

c. The cost is always the total cost of all components (not just those on the critical path, so the original processor has a cost of I-Mem, Regs, Control, ALU, D-Mem, 2 Add units and 3 Mux units, for a total cost of  $1000 + 200 + 500 + 100 + 2000 + 2 * 30 + 3 * 10 = 3890$ . We will compute cost relative to this baseline. The performance relative to this baseline is the speedup we previously computed, and our cost/





d.

101011      00011      00010      0000 0000 0001 0100  
 Op code      Rs = 3      Rt = 2      d16 = 20

RegDst Mux	ALUSrc Mux	MemorytoReg	Mux PCSrc Mux	Not in the diag
WrReg Mux	ALU Mux	Mem/ALU Mux	Branch Mux	Jump Mux
2 or 0 (RegDst is X)	20	X	PC+4	PC+4

e.

For the ALU, one input would be 20 and the other input would be content of register 3 which is -3.

For the PC add units, one input would be PC and the other would be 4.

Finally, the ALU Branch would shift 20, two times left and add it to PC + 4.

ALU	Add (PC+4)	Add (Branch)
-3 and 20	PC and 4	PC+4 and 20*4

f.

Read Register 1	Read Register 2	Write Register	Write Data	RegWrite
-----------------	-----------------	----------------	------------	----------