EGC442
HW \#4
D2. Igadi

## Problem 1 (30 Points)

lw rt, d16 (rs)
a. Draw only the data path for the instruction
b. Highlight the active components on a printed copy of http://www.engr.newpaltz.edu/~bai/EGC442/f519.pdf
a.

b.

a. The values of the signals are as follows:

| RegWrite MemRead | ALUMux | MemWrite | ALUop | MemtoReg | Branch |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $x$ | $d 16$ | 0 | add | Mem | 0 |

b. All except branch Add unit are active.
c. The resources (blocks) produce outputs, but their outputs are not used for this instruction are branch adder. No resources produce no outputs for this instruction (all units produce outputs)

Problem 2 (15 Points)
$\operatorname{Reg}[\mathrm{rt}] \rightarrow$ Mem [Reg [rd] $+\operatorname{Reg}[\mathrm{rs}]]$
Make your modification on printed copy of http://www.engr.newpaltz.edu/~bai/EGC442/f519.pdf And highlight the active components.

```
swr Rt, Rd (Rs)
Rt - > M[Rs + Rd]
```


a. This instruction uses instruction memory, both register read ports, the ALU to add Rd and Rs together, uses the result as the address of memory where contents of rt is stored. Therefore the used blocks would be:

- Instruction memory
- Register
- ALU
- Data Memory
b. We need to ability to read rs, rd, and rt simultaneously. This requires modification to our register files resulting in three outputs out of our registers. In addition, we need the ability to add rs and rd. This can be accomplished by adding an input to ALUMux from rd.
c. We need to ability to control the ALUMux which chooses between rt and rd.


## Problem 3 (20 Points)

a. Clock cycle time is determined by the critical path, which for the given latencies happens to be to get the data value for the load instruction: I-Mem (read instruction), Regs (takes longer than Control), Mux (select ALU input), ALU, Data Memory, and Mux (select value from memory to be written into Registers). The latency of this path is 400 $\mathrm{ps}+200 \mathrm{ps}+30 \mathrm{ps}+120 \mathrm{ps}+350 \mathrm{ps}+30 \mathrm{ps}=1130 \mathrm{ps} .1430 \mathrm{ps}$ ( $1130 \mathrm{ps}+300 \mathrm{ps}$, ALU is on the critical path).
b. The speedup comes from changes in clock cycle time and changes to the number of clock cycles we need for the program: We need $5 \%$ fewer cycles for a program, but cycle time is 1430 instead of 1130 , so we have a speedup of $(1 / 0.95)^{\star}(1130 / 1430)=0.83$, which means we actually have a slowdown.
c. The cost is always the total cost of all components (not just those on the critical path, so the original processor has a cost of I-Mem, Regs, Control, ALU, D-Mem, 2 Add units and 3 Mux units, for a total cost of $1000+200+500+100+2000+2 * 30+3 * 10=3890$.
We will compute cost relative to this baseline. The performance relative to this baseline is the speedup we previously computed, and our cost/
performance relative to the baseline is as follows:
New Cost: $3890+600=4490$
Relative Cost: $4490 / 3890=1.15$
Cost/Performance: $1.15 / 0.83=1.39$. We are paying significantly more for significantly worse performance; the cost/performance is a lot worse than with the unmodified processor.

Problem 4 (20 Points)
a.

Op Code 10101100011000100000000000010100
Instruction is sw $\$ 2$, (\$3) $0 \times 14$
Sign extend: 0000000000010100 =>
00000000000000000000000000010100
Jump address portion of op code (the part of data path which is not active)

10101100011000100000000000010100
So, shifting by 2: 0001100010000000000001010000

| Sisn-extend | Jump's shift-left-2 |
| :---: | :---: |
| 0000000000000000000000000010100 | 0001100010000000000001010000 |

b.

10101100011000100000000000010100
Op code: $101011=0 \times 2 B \rightarrow s w$
ALU Op for instruction type:
$00=l w, s w$
$01=$ beq.
11 = arithmetic
So, $A L U O$ p $=00$
c.

| New PC | Path |
| :---: | :---: |
| PC+4 | PC to Add (PC+4) to branch Mux to jump Mux to PC |


d.

| 101011 | 00011 | 00010 | 0000000000010100 |
| :--- | :--- | :--- | :--- |
| Op code | Rs $=3$ | $R t=2$ | $d 16=20$ |


| RegDst Mux | ALUSrc Mux | MemorytoReg | Mux PCSrc Mux | Not in the diag |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WrReg Mux | ALU Mux | Mem/ALU Mux | Branch Mux | Jump Mux |
| 2 or 0 (RegDst is $X$ ) | 20 | X | PC+4 | PC+4 |

e.

For the ALU, one input would 20 and the other input would be content of register 3 which is -3 .
For the PC add units, one input would be PC and the other would be 4.
Finally, the ALU Branch would shift 20, two times left and add it to PC +4 .

| ALU | Add (PC+4) | Add (Branch) |
| :---: | :---: | :---: |
| -3 and 20 | PC and 4 | PC+4 and 20*4 |

## f.

| Read Register 1 | Read Register 2 | Write Register | Write Data | RegWrite |
| :--- | :--- | :--- | :--- | :--- |

