

## Xilinx ISE <Release Version: 14.1i> Simulation Tutorial

© Fall 2012 Baback Izadi You will next test the full adder circuit that you built in the last tutorial via the ISim simulation tool so that you can be sure that it functions per specification. Now let's look at our full adder.



The full adder has three inputs (A, B, Cin) and two outputs (S, Cout). If you have not yet saved your schematic, do so and close the Schematic Editor.

2. Now for the simulation, go to the **Design tab** and **Double Click** on **synthesize-XST**. You should get a green check mark, which means that no error was detected in your schematic.





To start the simulation, change your view from Implementation to simulation, as shown below:

3. Next, go back to the Project Navigator. Highlight the source that you want to simulate. In this case, we want to simulate the circuit named MyFullAdder. Then, right click on the source MyFullAdder and select New Source.



4. This will open a dialog box. Select "**VHDL Test Bench**" as the type of design entry and pick a name for your test-bench file.

## **Click Next**

Pick the design file that your test bench is suppose to simulate. In this case, there is only "MyFullAdder" is listed as your associated source.



Click ->Next! and finish!

5. This opens the "**.vhd**" file editor window. This is a template for VHDL code for the full-adder circuit. VHDL code can be used to design circuits as well as simulate existing circuits. In this case, we want to use the VHDL code to simulate our full adder circuit. To do so, we need to make modifications to the code so that at each step, a different value is assigned to the three input (A, B, Cin). The simulator then determines the resulting Sum and Cout and displays it graphically.

**Comments** 

C	:	» 🏓 ,	P 🔊 🕫 🔎 🗟 🥟 🕾 🗄 🗉 🗭 🖋	? 🕨 🗵 📌 🛛 🖓										
×		9	2) To use this template as your	testbench, change the file	name to any									
n		10	name of your choice with the extension .vhd, and use the "Source->Add"											
•	-	11	menu in Project Navigator to imp	menu in Project Navigator to import the testbench. Then										
-	Ξ	12	edit the user defined section be	low, adding code to genera	te the									
	5	13	stimulus for your design.											
	_	14												
.	=	15												
b		16	USE ieee.std_logic_1164.ALL;		Library information									
de		17	USE leee.numeric_std.ALL;		No need to change									
ΠΔ	~	10	USE UNISIM, Vcomponents, ALL:		to need to endinge									
	20	20	ENTITY MyFullAdder MyFullAdder sch	tb IS										
ΪA	24	21	21 END MyFullAdder MyFullAdder sch tb:											
IIA	34	22 ARCHITECTURE behavioral OF MyFullAdder MyFullAdder sch tb IS												
	-	23												
,	G	24	COMPONENT MyFullAdder	Indicates t	he ninouts of the device									
1 1 1	$\odot$	25	PORT ( Cin : IN STD_LOGIC;	indicates t	ine philouis of the device.									
	_	26	A : IN STD_LOGIC;	A, B, Cin a	re inputs									
		27	B : IN STD_LOGIC;	S and Cout	t are outputs									
		28	S: OUT SID_LOGIC;	No pood to	o change									
		30	END COMPONENT:	No need to change										
1		31												
Þ.		32	SIGNAL Cin : STD LOGIC;											
		33	SIGNAL A : STD_LOGIC;	This will allow us to apply 1's and 0's to our circuit. We need to add a vector (like array in C language) so that										
_		34	SIGNAL B : STD_LOGIC;											
		35	SIGNAL S : STD_LOGIC;	we can apply testing combine	actions to our singuit inputs:									
		36	SIGNAL Cout : STD_LOGIC;	we can apply testing combinations to our circuit inputs.										
		37	PECTN											
		30	DEGIN	SIGNAL TESTVECTOR : STD_LOGIC_VECTOR(2 DOWNTO 0);										
		40	UUT: MvFullAdder PORT MAP(											
ľ		41	Cin => Cin,											
		42	$A \Rightarrow A$ ,											
		43	B => B,		We need to edit this									
		44	S => S,		section so that we put an									
		45	Cout => Cout											
		46	);		input testvector, wait and									
		48	*** Test Bench - User Defined Se	ction ***	then put a different									
		49	tb : PROCESS											
		50	BEGIN		combination of input									
		51	WAIT; will wait forever		testvector, wait,									
		52	END PROCESS;	,	see next for detail!									
		53	*** End Test Bench - User Define	d Section ***										
		₹ 54												
-5	Σ		Design Summary		TestBench									
	_				receire in t									

JSE Project Navigator (P.15xf) - K:\SUNY\Courses\Cse45208 Digital Lab\xilinx lab\MyALU\MyALU\MyALU.xise - [TestBench.vhd] File Edit View Project Source Process Tools Window Layout Help 🏓 🏓 🙉 🖉 🔁 🔂 🔚 🗖 🖬 🌽 🌮 😵 🕨 🖉 🦿 🗋 🖉 🔛 🎒 🐇 🖗 🖓 🛅 🖌 의 🖓 » Design ⇔⊡₽× ∎ SIGNAL Cout : STD LOGIC: 36 SIGNAL TESTVECTOR : STD LOGIC VECTOR (2 DOWNTO 0); T# View: 🔘 🄯 Implementation 💿 🧱 Simulation 37 Behavioral 38 Ŧ æ 39 BEGIN Hierarchy 6 40 S MyALU 41 UUT: MyFullAdder PORT MAP( in xc3s500e-4fq320 Cin => Cin. 42 🖻 强 MyFullAdder\_MyFullAdder\_sch\_tb ١Q A => A, 43 6 🚺 UUT - MyFullAdder (MyFullAdd 44 B => B, ٨ S => S, MathUnit (MathUnit.sch) 45 💿 XLXI\_1 - MyFullAdder (MyFullA 46 Cout => Cout % 7 Ð XLXI 2 - MvFullAdder (MvFullA 47 ); % XLXI\_3 - MyFullAdder (MyFullA 0 0 48 XLXI\_4 - MyFullAdder (MyFullA \*\* 49 \*\*\* Test Bench - User Defined Section \*\*\* 50 tb : PROCESS G 51 BEGIN TESTVECTOR <= "000";  $\bigcirc$ 52 (A, B, Cin) <= TESTVECTOR; 54 WAIT FOR 100 ns; TESTVECTOR < 55 56 (A,B,Cin) <= TESTVECTOR;</pre> WAIT FOR 100 ns; 57 TESTVECTOR <= "010"; 58 < \_\_\_\_ 111 (A,B,Cin) <= TESTVECTOR; 59 60 WAIT FOR 100 ns; No Processes Running 61 TESTVECTOR <= "011"; (A, B, Cin) <= TESTVECTOR; ₽t Processes: MyFullAdder\_MyFullAdder\_sch\_tb 62 WAIT FOR 100 ns; 63 in 🎾 ISim Simulator 먨 TESTVECTOR <= "100"; 64 🖓⊘ Behavioral Check Syntax (A,B,Cin) <= TESTVECTOR;</pre> 70 65 Simulate Behavioral Model 66 WAIT FOR 100 ns; 67 TESTVECTOR <= "101"; (A, B, Cin) <= TESTVECTOR; 68 WAIT FOR 100 ns; 69 TESTVECTOR <= "110"; 70 71 (A,B,Cin) <= TESTVECTOR;</pre> WAIT FOR 100 ns; 72 TESTVECTOR <= "111"; 73 74 (A,B,Cin) <= TESTVECTOR; 75 WAIT; -- will wait forever END PROCESS; 76 77 78 \*\*\* End Test Bench - User Defined Section \*\*\* 79 END: 80 🕫 Design 🖺 Files 🚺 Libraries ×E Σ > Start Design Summary TestBench.vhd Console

We start the modification, by adding: SIGNAL TESTVECTOR : STD\_LOGIC\_VECTOR (2 DOWNTO 0);

And under the **Test Bench -User Defined Section**, we need to assign different test cases. Since, we have three inputs A, B, and Cin, they could take on values from 000 to 111. For each case, we put the value in the TESTVECTOR, input the TESTVECTOR to A, B, and Cin using  $(A,B,Cin) \leq$  TESTVECTOR command, and then wait for a few nanoseconds before repeating the process for a different input combination. So, the user defined section would look like the following:



Now save your ".vhd" file

6. Next, highlight the "**.vhd**" file on the left hand side of the window under the design section, and expand the ISim Simulator.



8. Double click on the Behavioral Check Syntax

7. Once you see the green check mark double click on the Simulate Behavioral Model.

8. This will open the waveform "**ISIM window**". ZOOM to the full view. Now you can see the waveforms of your full adder that you just simulated.

	ISim (	P.15xf) -	[Defa	ult.wcfg]									$\searrow$					
ЯЖ	File	Edit	View	Simulati	on Wind	low La	yout	Help										
	) 🏓	8		K 🗅 🛙	) × 🚯	50	A	₩ ↓	Î	3	580		≁ №?	D D	<b>B</b>	2	<b>2</b> 1   1	
Ses	Æ								346.0	000 ns		-						
oces	P	Name		Value	l0 ns		1200 ns			1400 ns		1600 ns		1800 ns		11.000 ns		11.200 ns
nd Pr	8		cin	o			200 113		-1-1-	100113	1	000113	1			1,000 113		1,200 113
Y 🔒 Instances a	۶	Ua a Ua b Ua s Ua cout	a	0														
	R		b	1														
	<b>⊚</b> <b>1</b>		5	1		1												
			cout	0						( 100			· —					
lemor			testv	011		001	010		<u> </u>	100	X 101	110	X	111				
Σ	1																	
	ı¢																	
bject	<u>_</u>																	
Ē	5																	
	[J]																	
	111																	
					X1: 346.0	000 ns												
		•	+	F	•	-												
	22	Default.wcfg																

You can position the cursor on the various points and see the corresponding value displayed on the left side of the display. For example, for the current cursor position, Cin = 0, A = 0, B = 1, resulting in S = 1 and Cout = 0; which is the correct result.

Once you are convinced that your design is correct, you can move the next step in your design entry.

Note that to test large circuits, it is not possible to test all possible combinations. So, some reasonable combinations should be tried. For example for the final case, you may try several testvectors: One for four bit A, another for four bit B and yet another M, S1, and S0. So, your added signal lines would look something like:

```
SIGNAL TESTVECTOR_A: STD_LOGIC_VECTOR (3 DOWNTO 0);
```

SIGNAL TESTVECTOR\_B: STD\_LOGIC\_VECTOR (3 DOWNTO 0);

SIGNAL TEST\_SELECT : STD\_LOGIC\_VECTOR (2 DOWNTO 0);

In the first and second one, I assume that the order will be  $A_3$  to  $A_0$ ,  $B_3$  to  $B_0$ . That is how we define it 3 downto 0 -- a total of four bits. Moreover, TEST\_SELECT has three bits that can take care of M,  $S_1$ , and  $S_0$ .

So, the following code will allow 0110 to be added to 0010

```
TESTVECTOR_A <= "0110";
TESTVECTOR_B <= "0010";
TEST_SELECT <= "000"
(A3, A2, A1, A0) <= TESTVECTOR_A;
(B3, B2, B1, B0) <= TESTVECTOR_B;
(M, S1, S0) <=TEST_SELECT
WAIT FOR 100 ns;
```

Furthermore, to subtract 0010 from 0110, we only need to change S0 t0 1:

TEST\_SELECT <= "001" (M, S1, S0) <=TEST\_SELECT WAIT FOR 100 ns;

Using this, you may simulate your other circuits.

**GOOD LUCK!!**