




Department of Electrical and Computer Engineering

Xilinx ISE

<Release Version: 14.1i>


Simulation Tutorial

You will next test the full adder circuit that you built in the last tutorial via the ISim simulation tool so that you can be sure that it functions per specification. Now let's look at our full adder.




The full adder has three inputs (A, B, Cin) and two outputs (S, Cout). If you have not yet saved your schematic, do so and close the Schematic Editor.


2. Now for the simulation, go to the **Design** tab and **Double Click** on **synthesize-XST**. You should get a green check mark, which means that no error was detected in your schematic.




To start the simulation, change your view from Implementation to simulation, as shown below:



3. Next, go back to the Project Navigator. Highlight the source that you want to simulate. In this case, we want to simulate the circuit named MyFullAdder. Then, right click on the source MyFullAdder and select New Source.




4. This will open a dialog box. Select “**VHDL Test Bench**” as the type of design entry and pick a name for your test-bench file.



Click Next

Pick the design file that your test bench is suppose to simulate. In this case, there is only “MyFullAdder” is listed as your associated source.



Click ->Next! and finish!

5. This opens the “.vhd” file editor window. This is a template for VHDL code for the full-adder circuit. VHDL code can be used to design circuits as well as simulate existing circuits. In this case, we want to use the VHDL code to simulate our full adder circuit. To do so, we need to make modifications to the code so that at each step, a different value is assigned to the three input (A, B, Cin). The simulator then determines the resulting Sum and Cout and displays it graphically.

The image shows a screenshot of a VHDL code editor window with several annotations. The code is as follows:

```


9  -- 2) To use this template as your testbench, change the filename to any
10 -- name of your choice with the extension .vhd, and use the "Source->Add"
11 -- menu in Project Navigator to import the testbench. Then
12 -- edit the user defined section below, adding code to generate the
13 -- stimulus for your design.
14 --
15 LIBRARY ieee;
16 USE ieee.std_logic_1164.ALL;
17 USE ieee.numeric_std.ALL;
18 LIBRARY UNISIM;
19 USE UNISIM.vcomponents.ALL;
20 ENTITY MyFullAdder_MyFullAdder_sch_tb IS
21 END MyFullAdder_MyFullAdder_sch_tb;
22 ARCHITECTURE behavioral OF MyFullAdder_MyFullAdder_sch_tb IS
23
24     COMPONENT MyFullAdder
25     PORT( Cin      : IN STD_LOGIC;
26           A       : IN STD_LOGIC;
27           B       : IN STD_LOGIC;
28           S       : OUT STD_LOGIC;
29           Cout    : OUT STD_LOGIC);
30     END COMPONENT;
31
32     SIGNAL Cin    : STD_LOGIC;
33     SIGNAL A     : STD_LOGIC;
34     SIGNAL B     : STD_LOGIC;
35     SIGNAL S     : STD_LOGIC;
36     SIGNAL Cout  : STD_LOGIC;
37
38 BEGIN
39
40     UUT: MyFullAdder PORT MAP(
41         Cin => Cin,
42         A  => A,
43         B  => B,
44         S  => S,
45         Cout => Cout
46     );
47
48 -- *** Test Bench - User Defined Section ***
49 tb : PROCESS
50 BEGIN
51     WAIT; -- will wait forever
52 END PROCESS;
53 -- *** End Test Bench - User Defined Section ***
54

```

Annotations and their corresponding code sections:

- Comments:** A green box labeled "Comments" with an arrow pointing to the green comment lines at the top of the code (lines 9-13).
- Library information:** A blue box labeled "Library information No need to change" with an arrow pointing to the library and use statements (lines 15-19).
- Pinouts:** A purple box labeled "Indicates the pinouts of the device. A, B, Cin are inputs S and Cout are outputs No need to change" with an arrow pointing to the component port declaration (lines 24-29).
- Testbench signals:** A red box labeled "This will allow us to apply 1's and 0's to our circuit. We need to add a vector (like array in C language) so that we can apply testing combinations to our circuit inputs: SIGNAL TESTVECTOR : STD_LOGIC_VECTOR(2 DOWNTO 0);" with an arrow pointing to the signal declarations (lines 32-36).
- Testbench process:** An orange box labeled "We need to edit this section so that we put an input testvector, wait and then put a different combination of input testvector, wait, see next for detail!" with an arrow pointing to the testbench process (lines 49-52).


We start the modification, by adding: **SIGNAL TESTVECTOR : STD_LOGIC_VECTOR (2 DOWNTO 0);**



```
36 SIGNAL Cout : STD_LOGIC;
37 SIGNAL TESTVECTOR : STD_LOGIC_VECTOR(2 DOWNTO 0);
38
39 BEGIN
40
41 UUT: MyFullAdder PORT MAP(
42   Cin => Cin,
43   A => A,
44   B => B,
45   S => S,
46   Cout => Cout
47 );
48
49 -- *** Test Bench - User Defined Section ***
50 tb : PROCESS
51 BEGIN
52 TESTVECTOR <= "000";
53 (A,B,Cin) <= TESTVECTOR;
54 WAIT FOR 100 ns;
55 TESTVECTOR <= "001";
56 (A,B,Cin) <= TESTVECTOR;
57 WAIT FOR 100 ns;
58 TESTVECTOR <= "010";
59 (A,B,Cin) <= TESTVECTOR;
60 WAIT FOR 100 ns;
61 TESTVECTOR <= "011";
62 (A,B,Cin) <= TESTVECTOR;
63 WAIT FOR 100 ns;
64 TESTVECTOR <= "100";
65 (A,B,Cin) <= TESTVECTOR;
66 WAIT FOR 100 ns;
67 TESTVECTOR <= "101";
68 (A,B,Cin) <= TESTVECTOR;
69 WAIT FOR 100 ns;
70 TESTVECTOR <= "110";
71 (A,B,Cin) <= TESTVECTOR;
72 WAIT FOR 100 ns;
73 TESTVECTOR <= "111";
74 (A,B,Cin) <= TESTVECTOR;
75 WAIT; -- will wait forever
76 END PROCESS;
77 -- *** End Test Bench - User Defined Section ***
78
79 END;
```

And under the **Test Bench -User Defined Section**, we need to assign different test cases. Since, we have three inputs A, B, and Cin, they could take on values from 000 to 111. For each case, we put the value in the TESTVECTOR, input the TESTVECTOR to A, B, and Cin using (A,B,Cin) <= TESTVECTOR command, and then wait for a few nanoseconds before repeating the process for a different input combination. So, the user defined section would look like the following:


```
-- *** Test Bench - User Defined Section ***
  tb : PROCESS
  BEGIN
  TESTVECTOR <= "000";
  (A,B,Cin) <= TESTVECTOR;
  WAIT FOR 100 ns;
  TESTVECTOR <= "001";
  (A,B,Cin) <= TESTVECTOR;
  WAIT FOR 100 ns;
  TESTVECTOR <= "010";
  (A,B,Cin) <= TESTVECTOR;
  WAIT FOR 100 ns;
  TESTVECTOR <= "011";
  (A,B,Cin) <= TESTVECTOR;
  WAIT FOR 100 ns;
  TESTVECTOR <= "100";
  (A,B,Cin) <= TESTVECTOR;
  WAIT FOR 100 ns;
  TESTVECTOR <= "101";
  (A,B,Cin) <= TESTVECTOR;
  WAIT FOR 100 ns;
  TESTVECTOR <= "110";
  (A,B,Cin) <= TESTVECTOR;
  WAIT FOR 100 ns;
  TESTVECTOR <= "111";
  (A,B,Cin) <= TESTVECTOR;
  Wait; -- Will wait forever
  END PROCESS;
-- *** End Test Bench - User Defined Section ***
```



Copy and paste this section between
BEGIN and WAIT statements

Now save your **“.vhd”** file


6. Next, highlight the “.vhd” file on the left hand side of the window under the design section, and expand the ISim Simulator.



8. Double click on the **Behavioral Check Syntax**

7. Once you see the green check mark double click on the **Simulate Behavioral Model**.

8. This will open the waveform “**ISIM window**”. ZOOM to the full view. Now you can see the waveforms of your full adder that you just simulated.



You can position the cursor on the various points and see the corresponding value displayed on the left side of the display. For example, for the current cursor position, Cin = 0, A = 0, B = 1, resulting in S = 1 and Cout = 0; which is the correct result.

Once you are convinced that your design is correct, you can move the next step in your design entry.

Note that to test large circuits, it is not possible to test all possible combinations. So, some reasonable combinations should be tried. For example for the final case, you may try several testvectors: One for four bit A, another for four bit B and yet another M, S1, and S0. So, your added signal lines would look something like:

```
SIGNAL TESTVECTOR_A : STD_LOGIC_VECTOR (3 DOWNTO 0);
```

```
SIGNAL TESTVECTOR_B : STD_LOGIC_VECTOR (3 DOWNTO 0);
```

```
SIGNAL TEST_SELECT : STD_LOGIC_VECTOR (2 DOWNTO 0);
```

In the first and second one, I assume that the order will be A_3 to A_0 , B_3 to B_0 . That is how we define it 3 downto 0 -- a total of four bits. Moreover, TEST_SELECT has three bits that can take care of M, S₁, and S₀.

So, the following code will allow 0110 to be added to 0010

```
TESTVECTOR_A <= "0110";  
TESTVECTOR_B <= "0010";  
TEST_SELECT <= "000"  
(A3, A2, A1, A0) <= TESTVECTOR_A;  
(B3, B2, B1, B0) <= TESTVECTOR_B;  
(M, S1, S0) <= TEST_SELECT  
WAIT FOR 100 ns;
```

Furthermore, to subtract 0010 from 0110, we only need to change S0 to 1:

```
TEST_SELECT <= "001"  
(M, S1, S0) <= TEST_SELECT  
WAIT FOR 100 ns;
```

Using this, you may simulate your other circuits.

GOOD LUCK!!