

3-1

Figure 3-1 Block Diagram of Combinational Circuit




Table 3-7 Truth Table of Half Adder

| Inputs | | Outputs | |
|--------|---|---------|---|
| X | Y | C | S |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Figure 3-25 Logic Diagram of Half Adder




Table 3-8 Truth Table of Full Adder

| Inputs | | | Outputs | |
|--------|---|---|---------|---|
| X | Y | Z | C | S |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Figure 3-26 Maps for Full Adder

| | | | | | |
|---|---|----|----|----|----|
| | | Y | | | |
| | | 00 | 01 | 11 | 10 |
| X | 0 | | 1 | | 1 |
| | 1 | 1 | | 1 | |
| | | Z | | | |

$$S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ$$

$$= X \oplus Y \oplus Z$$

| | | | | | |
|---|---|----|----|----|----|
| | | Y | | | |
| | | 00 | 01 | 11 | 10 |
| X | 0 | | | 1 | |
| | 1 | | 1 | 1 | 1 |
| | | Z | | | |

$$C = XY + XZ + YZ$$

$$= XY + Z(X\bar{Y} + \bar{X}Y)$$

$$= XY + Z(X \oplus Y)$$

Figure 3-27 Logic Diagram of Full Adder




Figure 3-28 4-Bit Ripple Carry Adder






Figure 3-9 Solution to Example 3-1

| X | Y | Z | F |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |




(a) Truth table

(b) Map $F = \bar{X}\bar{Y} + \bar{X}\bar{Z}$ 

(c) Logic diagram

Design a combinational circuit that multiplies two numbers A and B (A and B are multi-bit variables). The range of A is from 0 to 2 and the range of B is 1 to 3.

Step 2.



Step 1.




Figure 3-33 A 2-Bit by 2-Bit Binary Multiplier

| | | | |
|-------|----------|----------|----------|
| | | B_1 | B_0 |
| | A_1 | A_0B_1 | A_0B_0 |
| | A_1B_1 | A_1B_0 | |
| C_3 | C_2 | C_1 | C_0 |






Table 3-2 Truth Table for Code Converter Example

| Decimal Digit | Input BCD | | | | Output Excess-3 | | | |
|------------------|--------------|---|---|---|--------------------|---|---|---|
| | A | B | C | D | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 5 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 7 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 8 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 9 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |


3-12 Figure 3-10 Maps for BCD-to-Excess-3 Code Converter




$$W = A + BC + BD$$



$$X = \bar{B}C + \bar{B}D + B\bar{C}\bar{D}$$



$$Y = CD + \bar{C}\bar{D}$$



$$Z = \bar{D}$$

Figure 3-11 Logic Diagram of BCD-to-Excess-3 Code Converter





Figure 3-12 Seven-Segment Display



(a) Segment designation



(b) Numeric designation for display

| BCD Input | | | | Seven-Segment Decoder | | | | | | |
|------------------|---|---|---|-----------------------|---|---|---|---|---|---|
| A | B | C | D | a | b | c | d | e | f | g |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| All other inputs | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 3-9 Signed Binary Numbers

| Decimal | Signed 2's Complement | Signed 1's Complement | Signed Magnitude |
|---------|-----------------------|-----------------------|------------------|
| +7 | 0111 | 0111 | 0111 |
| +6 | 0110 | 0110 | 0110 |
| +5 | 0101 | 0101 | 0101 |
| +4 | 0100 | 0100 | 0100 |
| +3 | 0011 | 0011 | 0011 |
| +2 | 0010 | 0010 | 0010 |
| +1 | 0001 | 0001 | 0001 |
| +0 | 0000 | 0000 | 0000 |
| -0 | — | 1111 | 1000 |
| -1 | 1111 | 1110 | 1001 |
| -2 | 1110 | 1101 | 1010 |
| -3 | 1101 | 1100 | 1011 |
| -4 | 1100 | 1011 | 1100 |
| -5 | 1011 | 1010 | 1101 |
| -6 | 1010 | 1001 | 1110 |
| -7 | 1001 | 1000 | 1111 |
| -8 | 1000 | — | — |

Figure 3-31 Adder-Subtractor Circuit

