

Problem 1

Using Verilog, design an 8×1 Mux.