EGC220
Digital Logic Fundamentals

## Design Using Verilog

Baback Izadi
Division of Engineering Programs bai@engr.newpaltz.edu

## Basic Verilog

- Lexical Convention
- Lexical convention are close to $\mathrm{C}++$.
- Comment
- // to the end of the line.
- /* to */ across several lines
- Keywords are lower case letter \& it is case sensitive
- VERILOG uses 4 valued logic: 0,1 , x and z
- Comments: / / Verilog code for AND-OR-INVERT gate

```
module <module_name> (<module_terminal_list>);
<module_terminal_definitions>
<functionality_of_module>
```

endmodule

## Taste of Verilog



## Lexical Convention

- Numbers are specified in the traditional form or below.
<size><base format><number>
- Size: contains decimal digitals that specify the size of the constant in the number of bits.
- Base format: is the single character ' followed by one of the following characters b(binary), d(decimal), o(octal), $h($ hex $)$. - Number: legal digital.


## Three Modeling Styles in Verilog

- Structural modeling (Gate-level)
- Use predefined or user-defined primitive gates.
- Dataflow modeling
- Use assignment statements (assign)
- Behavioral modeling
- Use procedural assignment statements (always)


## Structural Verilog Description of Two-Bit Greater-Than Circuit

```
// Two-bit greater-than circuit: Verilog structural model // 1
// See Figure 2-27 for logic diagram // 2
module comparator_greater_than_structural(A, B, A_greater_than_B); // 3
    input [1:0] A, B; // 4
    output A_greater_than_B; // 5
    wire B0_n, B1_n, and0_out, and1_out, and2_out; // 6
        not // 7
        inv0(B0_n, B[0]), inv1(B1_n, B[1]); // 8
        and // 9
            and0 (and0_out, A[1], B1_n),
            // 10
            and1 (and1_out, A[1], A[0], B0_n),
            // 11
        and2(and2_out, A[0], B1_n, B0_n); // 12
    or
        or0(A_greater_than_B, and0_out, and1_out, and2_out);
            // 13
            // 14
endmodule
```


greater_than_B

Elect. \& Comp. Eng.

## Dissection

- Module and Port declarations
- Verilog-2001 syntax
- module AOI (input A, B, C, D, output F);
- Verilog-1995 syntax
module AOI (A, B, C, D, F);
input A, B, C, D;
output F;
- Wires: Continuous assignment to an internal signal


## A Simple Dataflow Design

/ / Verilog code for AND-OR-INVERT gate
module AOI (input A, B, C, D, output F);

> wire $\mathrm{F} ; / /$ the default
> wire $\mathrm{AB}, \mathrm{CD}, \mathrm{O} ; / /$ necessary

Continuous Assignments
$\operatorname{assign} \mathrm{AB}=\mathrm{A} \& \mathrm{~B}$;
assign $C D=C \& D$;
assign $\mathrm{O}=\mathrm{AB} \mid \mathrm{CD}$, assign $\mathrm{F}=\sim \mathrm{O}$;
endmodule
/ / end of Verilog code

## A Simple Dataflow Design


/ / Verilog code for AND-OR-INVERT gate module AOI (input A, B, C, D, output F); assign $\mathrm{F}=\sim((\mathrm{A} \& \mathrm{~B}) \mid(\mathrm{C} \& \mathrm{D}))$;
endmodule
/ / end of Verilog code ' $\&$ ' for AND, ' $\mid$ ' for $\mathrm{OR}, ~ ‘ \wedge$ ' for XOR ${ }^{‘ \wedge \sim} \sim$ ' for XNOR, ' $\& \sim$ ' for NAND

## Dataflow Verilog Description of Two-Bit Greater-Than Comparator

```
// Two-bit greater-than circuit: Dataflow model // 1
// See Figure 2-27 for logic diagram // 2
module comparator_greater_than_dataflow(A, B, A_greater_than_B); // 3
    input [1:0] A, B;
// 4
    output A_greater_than_B; // 5
    wire B1_n, B0_n, and0_out, and1_out, and2_out; // 6
    assign B1_n = ~ B[1]; 1/ 7
    assign BO_n = ~ B[0]; / / 8
    assign andO_out = A[1] & B1_n; / / 9
    assign and1_out = A[1] & A[0] & B0_n; 1/ 10
    assign and2_out = A[0] & B1_n & BO_n; // 11
    assign A_greater_than_B = and0_out | and1_out | and2_out; // 12
endmodule
// 13
```

Elect. \& Comp. Eng.

## Conditional Dataflow Verilog Description of Two-Bit Greater-Than Circuit

```
// Two-bit greater-than circuit: Conditional model / 1
// See Figure 2-27 for logic diagram // 2
module comparator_greater_than_conditional2(A, B, A_greater_than_B); // 3
    input [1:0] A, B; 1/ 4
    output A_greater_than_B; 1/ 5
    assign A_greater_than_B = (A > B)? 1'b1 : / 6
        1'b0; // 7
endmodule
// 8
```

Elect. \& Comp. Eng.

## Verilog Description of Two-Bit GreaterThan Circuit

```
// Two-bit greater-than circuit: Behavioral model // 1
// See Figure 2-27 for logic diagram // 2
module comparator_greater_than_behavioral(A, B, A_greater_than_B); // 3
    input [1:0] A, B;
    output A_greater_than_B; // 5
    assign A_greater_than_B = A > B; / 6
endmodule // 7
```

Elect. \& Comp. Eng.

## A Design Hierarchy

## - Module Instances

- MUX_2 module contains references to each of the lower level modules
/ / Verilog code for 2-input multiplexer module MUX2 (input SEL, A, B, output F); // 2:1 multiplexer
// wires SELB and FB are implicit
// Module instances...
INV G1 (SEL, SELB);
AOI G2 (SELB, A, SEL, B, FB);
INV G3 (.A(FB), .F(F)); // Named mapping endmodule
/ / end of Verilog code

Elect. \& Comp. Eng.
/ / Verilog code for 2-input multiplexer module INV (input A, output F); // An inverter assign $F=\sim A$; endmodule
module AOI (input A, B, C, D, output F);
assign $F=\sim((A \& B) \mid(C \& D)) ;$
endmodule

$$
\begin{aligned}
& \mathrm{F}=(\mathrm{SEL})^{\prime} \cdot \mathrm{A}+(\mathrm{SEL}) \cdot \mathrm{B} \\
& \mathrm{SELB}=(\mathrm{SEL}){ }^{\prime} \\
& \mathrm{F}=(\mathrm{SELB}) \cdot \mathrm{A}+(\mathrm{SEL}) \cdot \mathrm{B}
\end{aligned}
$$

1. Invert SEL and get SELB
2. Use AOI and get $\mathrm{F}^{\prime}$
3. Invert $F$ ' and get $F$


## Another Example

module decoder ( $A, B, D 0, D 1, D 2, D 3$ );
input $A, B$;
output D0,D1,D2,D3;
assign $D 0=\sim A \& \sim B$;
assign $D 1=\sim A \& B$;
assign $D 2=A \& \sim B$;
assign $D 3=A \& B$;
endmodule


Figure 6. Logic diagram of 2-to-4 decoder

## Hierarchical representation of Adder

```
module fulladder (A,B,CIN, S, COUT);
input A,B,CIN;
output S, COUT;
assign S = A ^ B ^}CIN
assign COUT = (A&B) |(A&CIN)
    | (B &CIN);
endmodule
```



Logic diagram of fulladder
module four_bit_adder (CIN, X3,X2,X1,X0,Y3,Y2,Y1,Y0, S3,S2,S1,S0,COUT); input CIN, X3, X2, X1, X0, Y3, Y2, Y1, Y0;
output S3, S2, S1, S0, COUT;
wire C1, C2, C3;
fulladder FA0 (X0, Y0, CIN, S0, C1);
fulladder FA1 (X1,Y1, C1, S1, C2);
fulladder FA2 (X2,Y2, C2, S2, C3);
fulladder FA3 (X3, Y3, C3, S3, COUT);
endmodule


Figure 9. Four bit Full Adder
module adder_4 (A, B, CIN, S ,COUT);
input [3:0] A,B;
input CIN;
output [3:0] S;
output COUT;
wire [4:0] C;
full _adder $\mathrm{FA} 0(\mathrm{~B}(0), \mathrm{A}(0), \mathrm{C}(0), \mathrm{S}(0), \mathrm{C}(1))$;
full _adder FA1 (B(1), A(1), C(1), S(1), C(2));
full _adder FA2 (B(2), A(2), C(2), S(2), C(3));
full _adder FA3 (B(3), A(3), C(3), S(3), C(4));
assign C(0) $=\mathrm{CIN}$;
assign COUT $=\mathrm{C}(4)$;
endmodule


Elect. \& Comp. Eng.

## Verilog Statements

Verilog has two basic types of statements

1. Concurrent statements (combinational)
(things are happening concurrently, ordering does not matter)

- Gate instantiations
- and (z, x, y), or (c, a, b), xor (S, x, y), etc.
- Continuous assignments
- $\operatorname{assign} Z=x \& y ; c=a \mid b ; S=x^{\wedge} y$

2. Procedural statements (sequential) (executed in the order written in the code)

- always @ - executed continuously when the event is active
- Initial - executed only once (used in simulation)
- if then else statements


## Behavioral Description

module Add_half ( sum, c_out, a, b ); input $a, b$;
output sum, c_out;
reg sum, c_out;

a/ways @ (a or b)
begin
sum = $\mathrm{a}^{\wedge} \mathrm{b}$;
// Exclusive or
c_out = a \& b;
end
endmodule

Must be of the 'reg' type

## Conditional Statement

- Conditional_expression ? true_expression : false expression; Example:
- Assign $\mathrm{A}=(\mathrm{B}<\mathrm{C}) ?(\mathrm{D}+5):(\mathrm{D}+2)$;
- if $B$ is less than $C$, the value of $A$ will be $D+5$, or else $A$ will have the value $\mathrm{D}+2$.
- An if-else statement is a procedural statement.
/ /Behavioral specification
module mux2to1 (w0, w1, s, F);
input wo,w1,s;
output F;
reg F;

$$
\begin{aligned}
& \text { always@(w0,w1,s) } \\
& \mathrm{F}=\mathrm{s} \text { ? w1: w2; } \\
& \text { endmodule }
\end{aligned}
$$

## Mux 4-to-1

module mux4to1 (w0, w1,w2, w3, S, F);
input w0,w1,w2,w3,[1:0] S;
output F;
reg F;
always@(w0,w1,w2,w3,S)
if $(S==0) \mathrm{F}=\mathrm{w} 0$;
else if $(S==1) F=w 1$;
else if $(S==2) F=w 2$;
else F = w3;
endmodule

## Verilog Operator

$\gg=\ll=$| greater than greater |
| :--- |
| than or equal to less |
| than less than or equal |
| to |


$==!=\quad$| relational |
| :--- |
| case equality case |
| inequality |

$\& \wedge \mid$

$\& \& \|$| bit-wise AND bit-wise |
| :--- |
| XOR bit-wise OR |

bit-wise bit-wise
than or equal to less than less than or equal to
case equality case inequality
bit-wise AND bit-wise XOR bit-wise OR
logical AND logical OR

Functional Group
relational
equality
bit-wise bit-wise
logical

## Another Example

/ /Dataflow description of a 4-bit comparator. module mag_comp (A,B,ALTB,AGTB,AEQB); input [3:0] A,B;
output ALTB,AGTB,AEQB;
assign ALTB $=(\mathrm{A}<\mathrm{B})$,
AGTB $=(\mathrm{A}>\mathrm{B})$,
$\mathrm{AEQB}=(\mathrm{A}==\mathrm{B}) ;$
endmodule

## Dataflow Modeling

/ /Dataflow description of 4-bit adder module binary_adder (A, B, Cin, SUM, Cout); input [3:0] A,B;
input Cin;
output [3:0] SUM;
output Cout;
assign $\{$ Cout, SUM $\}=A+B+C i n ;$
endmodule

## Design of an ALU using Case Statement

| S | Function |
| :--- | :--- |
| 0 | Clear |
| 1 | B-A |
| 2 | A-B |
| 3 | A+B |
| 4 | A XOR B |
| 5 | A OR B |
| 6 | A AND B |
| 7 | Set to all 1's |


/ / 74381 ALU module alu(s, A, B, F);
input [2:0] s;
input [3:0] A, B;
output [3:0] F;
reg [3:0] F;
always@(s or A or B)
case (s)
$0: F=4$ 'b0000;
1: $\mathrm{F}=\mathrm{B}-\mathrm{A}$;
2: $\mathrm{F}=\mathrm{A}-\mathrm{B}$;
3: $F=A+B$;
4: $\mathrm{F}=\mathrm{A}^{\wedge} \mathrm{B}$;
5: $\mathrm{F}=\mathrm{A} \mid \mathrm{B}$;
6: $F=A \& B ;$
7: $\mathrm{F}=4$ 'b1111;
endcase
endmodule

// 74381 ALU
module VALU(s, A, B, F);
input [2:0] s;
input [3:0] A, B;
output [3:0] F;
reg [3:0] F;
always @(s or A or B)
case (s)
0: $\mathrm{F}=$ 4'b $^{\prime} \mathrm{b} 000$;
1: $\mathrm{F}=\mathrm{B}-\mathrm{A}$;
2: $\mathrm{F}=\mathrm{A}-\mathrm{B}$;
3: $F=A+B$;
4: $\mathrm{F}=\mathrm{A}^{\wedge} \mathrm{B}$;
5: $\mathrm{F}=\mathrm{A} \mid \mathrm{B}$;
6: $\mathrm{F}=\mathrm{A} \& \mathrm{~B}$;
7: $\mathrm{F}=4$ 'b1111;
endcase
SUNY - New Paltz
Elect. \& Comp. Eng.

## Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment: evaluation and assignment are immediate

```
always @ (a or b or c)
beqin
```



- Nonblocking assignment: all assignments deferred until all right-hand sides have been evaluated (end of simulation timestep)

```
always @ (a or b or c)
begin
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{x} .<=\) & a & b; & 1. Evaluate \(\boldsymbol{a} \mid \boldsymbol{b}\) but defer assignment of \(\boldsymbol{x}\) \\
\hline \(\mathrm{y} \cdot<=\) & a & b ^ c ; & 2. Evaluate \(a^{\wedge} b^{\wedge} \boldsymbol{c}\) but defer assignment of \(\boldsymbol{y}\) \\
\hline \(\mathrm{z}<=\) & b & \(\sim \mathrm{C}\); & 3. Evaluate \(\mathbf{b \&}(\sim \boldsymbol{c})\) but defer assignment of \(\boldsymbol{z}\) \\
\hline end & & & 4. Assign \(x, y\), and \(z\) with their new values \\
\hline
\end{tabular}
```

- Sometimes, as above, both produce the same result. Sometimes, not!


## Blocking vs. Nonblocking Assignments

$>$ The $=$ token represents a blocking blocking procedural assignment
$\checkmark$ Evaluated and assigned in a single step
$\checkmark$ Execution flow within the procedure is blocked until the assignment is completed
$>$ The $<=$ token represents a non-blocking assignment
$\checkmark$ Evaluated and assigned in two steps:

1. The right hand side is evaluated immediately
2. The assignment to the left-hand side is postponed until other evaluations in the current time step are completed
```
//swap bytes in word
always@(posedge clk)
begin
word[15:8] = word[ 7:0];
word[ 7:0] = word[15:8];
end
```

```
//swap bytes in word
always@(posedge clk)
begin
word[15:8]<= word[ 7:0];
word[ 7:0]<== word[15:8];
end
```


## Why two ways of assigning values?

Conceptual need for two kinds of assignment (in always blocks):

|  | a |  |
| :---: | :---: | :---: |
| Blocking: <br> Evaluation and assignment are immediate | $\begin{aligned} & \mathrm{a}=\mathrm{b} \\ & \mathrm{~b}=\mathrm{a} \end{aligned}$ | $\begin{aligned} & x=a \& b \\ & y=x \mid c \end{aligned}$ |
| Non-Blocking: Assignment is postponed until all r.h.s. evaluations are done | $\begin{aligned} & \mathbf{a} \\ & \mathbf{b}\end{aligned}<=\begin{aligned} & \text { b } \\ & \mathbf{a}\end{aligned}$ | $\begin{aligned} & \mathbf{x}\end{aligned}<=\begin{array}{lll}\mathbf{a} & \& & \mathrm{~b} \\ \mathbf{y} & <=\left\lvert\, \begin{array}{lll}\mathbf{x} & \text { l } & \mathrm{c}\end{array}\right.\end{array}$ |
| When to use: <br> ( only in always blocks! ) | Sequential Circuits | Combinational Circuits |

## Golden Rules

- Golden Rule 1:
- To synthesize combinational logic using an always block, all inputs to the design must appear in the sensitivity list.
- Golden Rule 2:
- To synthesize combinational logic using an always block, all variables must be assigned under all conditions.


## Golden Rules

reg f;
always @ (sel, a, b) Reg f;
begin :
if $(\mathrm{sel}==1)$
$\mathrm{f}=\mathrm{a}$;
else
$\mathrm{f}=\mathrm{b}$;
end


- Proper as intended
reg f;
always @ (sel, a)
begin :

$$
\begin{aligned}
& \text { if }(\mathrm{sel}==1) \\
& \mathrm{f}=\mathrm{a} \text {; } \\
& \text { end }
\end{aligned}
$$



- What if sel $=0$ ?
- Keep the current value
- Undesired functionality
- Unintended latch
- Need to include else

| Verilog <br> Operator | Name | Functional Group | Verilog <br> Operator | Name | Functional Group |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [] | bit-select or partselect |  | $+$ | binary plus binary minus | arithmetic <br> arithmetic |
| () | parenthesis |  | << | shift left | shift |
| ! | logical negation | logical bit-wise | >> | shift right | shift |
| $\sim$ | negation |  | $>$ | greater than | relational |
| \& | reduction AND | reduction | $>=$ | greater than or equal | relational |
| \| | reduction OR | reduction | $<$ | to | relational |
| $\sim$ \& | reduction NAND | reduction | <= | less than | relational |
| $\sim 1$ | reduction NOR | reduction |  | less than or equal to |  |
|  | reduction XOR | reduction | == | case equality | equality |
| $\sim^{\wedge}$ or $\wedge \sim$ | reduction XNOR | reduction | = | case inequality | equality |
| + | unary (sign) plus | arithmetic | \& | bit-wise AND | bit-wise |
| - | unary (sign) minus | arithmetic | $\wedge$ | bit-wise XOR | bit-wise |
| \{ \} | concatenation | concatenation | \| | bit-wise OR | bit-wise |
| \{ $\}\}$ | replication | replication | \& \& | logical AND | logical |
| * | multiply | arithmetic | \| | logical OR | logical |
| 1 | divide | arithmetic | ?: | conditional | conditional |
| \% | modulus | arithmetic |  |  |  |

## Appendix

Elect. \& Comp. Eng.

## Arithmetic in Verilog

module Arithmetic (A, B, Y1, Y2, Y3, Y4, Y5);

```
input [2:0] A, B;
output [3:0]Y1;
output [4:0]Y3;
output [2:0]Y2,Y4,Y5;
reg [3:0]Y1;
reg [4:0]Y3;
reg [2:0]Y2,Y4,Y5;
always@(A or B)
begin
    Y1=A+B;//addition
    Y2=A-B;// subtraction
    Y3=A*B;//multiplication
    Y4=A/B;//division
    Y5=A%B;//modulus of A divided by B
end
```


## Sign Arithmetic in Verilog

module Sign (A, B, Y1, Y2, Y3);
input [2:0] A, B;
output [3:0]Y1, Y2, Y3;
reg [3:0]Y1,Y2,Y3;
always@(A or B)
begin

$$
\mathrm{Y} 1=+\mathrm{A} /-\mathrm{B}
$$

$$
\mathrm{Y} 2=-\mathrm{A}+-\mathrm{B} ;
$$

$$
\mathrm{Y} 3=\mathrm{A} *-\mathrm{B} ;
$$

end
endmodule

Elect. \& Comp. Eng.

## Equality and inequality Operations in Verilog

```
module Equality ( \(\mathrm{A}, \mathrm{B}, \mathrm{Y} 1, \mathrm{Y} 2, \mathrm{Y} 3\) );
input [2:0] A, B;
output Y1,Y2;
output [2:0]Y3;
reg Y1,Y2;
reg [2:0]Y3;
always @ (A or B)
begin
```

$\mathrm{Y} 1=\mathrm{A}=\mathrm{B} ; / / \mathrm{Y} 1=1$ if A equivalent to B
$\mathrm{Y} 2=\mathrm{A}!=\mathrm{B} ; / / \mathrm{Y} 2=1$ if A not equivalent to B
if $(\mathrm{A}==\mathrm{B}) / /$ parenthesis needed

$$
\mathrm{Y} 3=\mathrm{A} ;
$$

else

$$
\mathrm{Y} 3=\mathrm{B} ;
$$

end
endmodule

## Logical Operations in Verilog

```
module Logical (A, B, C, D, E, F, Y);
    input [2:0] A, B, C, D, E, F;
    output Y ;
    reg \(Y\);
    always@(A or B or C or D or E or F)
    begin
            if \(((\mathrm{A}==\mathrm{B}) \& \&((\mathrm{C}>\mathrm{D})|\mid!(\mathrm{E}<\mathrm{F})))\)
                            \(\mathrm{Y}=1\);
        else
        \(\mathrm{Y}=0\);
    end
endmodule
```


## Bit-wise Operations in Verilog

## module Bitwise ( $\mathrm{A}, \mathrm{B}, \mathrm{Y}$ );

```
input [6:0] A;
input [5:0] B;
output [6:0]Y;
reg [6:0]Y;
always@(A or B)
begin
```

$\mathrm{Y}[0]=\mathrm{A}[0] \& \mathrm{~B}[0] ; / /$ binary AND
$\mathrm{Y}[1]=\mathrm{A}[1] \mid \mathrm{B}[1] ; / /$ binary OR
$\mathrm{Y}[2]=!(\mathrm{A}[2] \& \mathrm{~B}[2]) ; / /$ negated AND
Y[3]=!(A[3]|B[3]); / /negated OR
$\mathrm{Y}[4]=\mathrm{A}[4]^{\wedge} \mathrm{B}[4]$; / /binary XOR
$\mathrm{Y}[5]=\mathrm{A}[5] \sim^{\wedge} \mathrm{B}[5] ;$ / binary XNOR
Y[6]=!A[6]; / /unary negation
end
endmodule

## . Concatenation and Replication in Verilog

- The concatenation operator " $\{$,$\} " combines (concatenates) the bits$ of two or more data objects. The objects may be scalar (single bit) or vectored (multiple bit). Multiple concatenations may be performed with a constant prefix and is known as replication.
module Concatenation (A, B, Y);

```
input[2:0] A, B;
output [14:0]Y;
parameter C=3'b011;
reg [14:0]Y;
    always@(A or B)
begin
Y={A,B,{2{C}}, 3'b110};
end
```

endmodule

Elect. \& Comp. Eng.

## Shift Operations in Verilog

module Shift (A, Y1, Y2);
input [7:0] A;
output [7:0]Y1,Y2;
parameter $\mathrm{B}=3$; reg [7:0] $\mathrm{Y} 1, \mathrm{Y} 2$;
always@(A)
begin

$$
\begin{aligned}
& \mathrm{Y} 1=\mathrm{A} \ll \mathrm{~B} ; / / \operatorname{logical} \text { shift left } \\
& \mathrm{Y} 2=\mathrm{A} \gg \mathrm{~B} ; / / / \text { logical shift right }
\end{aligned}
$$

end
endmodule

Elect. \& Comp. Eng.

## Conditional Operations in Verilog

```
module Conditional (Time, Y);
input [2:0] Time;
output [2:0]Y;
reg [2:0]Y;
parameter Zero \(=3 b^{\prime} 000\);
parameter TimeOut \(=3 b^{\prime} 110\);
always @(Time)
begin
\(\mathrm{Y}=(\) Time \(!=\) TimeOut \()\) ? Time +1 : Zero;
end
```

endmodule

## Reduction Operations in Verilog

module Reduction (A, $\mathrm{Y} 1, \mathrm{Y} 2, \mathrm{Y} 3, \mathrm{Y} 4, \mathrm{Y} 5, \mathrm{Y} 6) ;$

```
input [3:0] A;
output Y1,Y2,Y3,Y4,Y5,Y6;
reg Y1,Y2,Y3,Y4,Y5,Y6;
always @(A)
```

begin
$\mathrm{Y} 1=\& \mathrm{~A} ; / /$ reduction AND
Y2=|A; //reduction OR
$\mathrm{Y} 3=\sim \& \mathrm{~A} ; / /$ reduction NAND
Y4=~|A; //reduction NOR
Y5 = ${ }^{\wedge}$ A; / /reduction XOR
Y6 $=\sim^{\wedge} \mathrm{A}$; //reduction XNOR
end
endmodule

Stimulus module
Design module


Fig. 4-33 Stimulus and Design Modules Interaction

Elect. \& Comp. Eng.

## Testbench for the Structural Model of the Two-Bit Greater-Than Comparator

```
// Testbench for Verilog two-bit greater-than comparator/ / 1
```

module comparator_testbench_verilog(); ..... // 2
reg [1:0] A, B; ..... / 3
wire struct_out; ..... / / 4
comparator_greater_than_structural U1 (A, B, struct_out); ..... / / 5
initial ..... / / 6
begin ..... // 7
A $=2$ 'b10; ..... / / 8
$\mathrm{B}=2^{\prime} \mathrm{bOO}$; ..... / / 9
\#10; ..... // 10
B = 2'b01; ..... // 11
\#10; ..... // 12
B = 2'b10; ..... // 13
\#10; ..... // 14
B = 2'b11; ..... // 15
end ..... // 16
endmodule ..... // 17

## Propagation Delay for an Inverter



Copyright ©2016 Pearson Education, All Rights Reserved

## Circuit to demonstrate an HDL (Verilog)



Table 3.5
Output of Gates after Delay

|  | Time Units (ns) | Input | Output |
| :---: | :---: | :---: | :---: |
|  |  | ABC | E w1 D |
| Initial | - | 000 | 101 |
| Change | - | 111 | 101 |
|  | 10 | 111 | $0 \quad 01$ |
|  | 20 | 111 | $0 \quad 01$ |
|  | 30 | 111 | 010 |
|  | 40 | 111 | 010 |
|  | 50 | 111 | 011 |

Module smpl_Circuit (A, B, C, D, E) input A, B, C;
output D, E;
wire w 1 ;
and \# (30) G1 (w1, A, B); not \#10 G2 (E, C); or \#(20) G3 (D, w1, E); endmodule

## Interaction between stimulus and design modules



