Model Sim_®

PE

Tutorial

Version 5.6

Published: 7/Mar/02

The world's most popular HDL simulator

Model Sim /VHDL, Model Sim /VLOG, Model Sim /LNL, and Model Sim /PLUS are produced by Model Technology[™] Incorporated. Unauthorized copying, duplication, or other reproduction is prohibited without the written consent of Model Technology.

The information in this manual is subject to change without notice and does not represent a commitment on the part of Model Technology. The program described in this manual is furnished under a license agreement and may not be used or copied except in accordance with the terms of the agreement. The online documentation provided with this product may be printed by the end-user. The number of copies that may be printed is limited to the number of licenses purchased.

Model *Sim* is a registered trademark of Model Technology Incorporated. Model Technology is a trademark of Mentor Graphics Corporation. PostScript is a registered trademark of Adobe Systems Incorporated. UNIX is a registered trademark of AT&T in the USA and other countries. FLEXIm is a trademark of Globetrotter Software, Inc. IBM, AT, and PC are registered trademarks, AIX and RISC System/6000 are trademarks of International Business Machines Corporation. Windows, Microsoft, and MS-DOS are registered trademarks of Microsoft Corporation. OSF/Motif is a trademark of the Open Software Foundation, Inc. in the USA and other countries. SPARC is a registered trademark and SPARCstation is a trademark of SPARC International, Inc. Sun Microsystems is a registered trademark, and Sun, SunOS and OpenWindows are trademarks of Sun Microsystems, Inc. All other trademarks and registered trademarks are the properties of their respective holders.

Copyright (c) 1990 - 2002, Model Technology Incorporated. All rights reserved. Confidential. Online documentation may be printed by licensed customers of Model Technology Incorporated for internal business purposes only.

Model Technology Incorporated 10450 SW Nimbus Avenue / Bldg. R-B Portland OR 97223-4347 USA

phone: 503-641-1340 fax: 503-526-5410 e-mail: <u>support@model.com</u>, <u>sales@model.com</u> home page: <u>http://www.model.com</u> supprt page: <u>http://www.model.com/support</u>

Table of Contents

ntroduction
Before you begin
_esson 1 - Creating a ProjectT-11
_esson 2 - Basic VHDL simulation
Lesson 3 - Basic Verilog simulationT-25
_esson 4 - Mixed VHDL/Verilog simulationT-37
_esson 5 - Debugging a VHDL design
_esson 6 - Using the Wave windowT-53
_esson 7 - Simulating with Code CoverageT-61
_esson 8 - Comparing waveformsT-69
_esson 9 - Debugging with the Dataflow window
_esson 10 - Running a batch-mode simulation
esson 11 - Executing commands at load time
_icense AgreementT-103
ndex

Chapter contents

Software versions	•	•	•	•	•	•	•	•	•	•	•	. T-6
Standards supported			•	•	•	•						. T-6
Assumptions			•	•								. T-7
Where to find our documentation	ι.		•	•								. T-7
Technical support and updates.												. T-8

Software versions

This documentation was written to support ModelSim PE 5.6 for Microsoft Windows 98/ Me/NT/2000/XP. If the ModelSim software you are using is a later release, check the README file on the CD-ROM that accompanied the software. Any supplemental information will be there.

Although this document covers both VHDL and Verilog simulation, you will find it a useful reference even if your design work is limited to a single HDL.

Standards supported

ModelSim VHDL supports both the IEEE 1076-1987 and 1076-1993 VHDL, the 1164-1993 *Standard Multivalue Logic System for VHDL Interoperability*, and the 1076.2-1996 *Standard VHDL Mathematical Packages* standards. Any design developed with ModelSim will be compatible with any other VHDL system that is compliant with either IEEE Standard 1076-1987 or 1076-1993.

ModelSim Verilog is based on IEEE Std 1364-1995 and a partial implementation of 1364-2001 (see /<install_dir>/modeltech/docs/technotes/vlog_2000.note for implementation details) *Standard Hardware Description Language*. The Open Verilog International *Verilog LRM version 2.0* is also applicable to a large extent. Both PLI (Programming Language Interface) and VCD (Value Change Dump) are supported for ModelSim PE and SE users.

In addition, all products support SDF 1.0 through 3.0, VITAL 2.2b, VITAL'95 – IEEE 1076.4-1995, and VITAL 2000 – IEEE 1076.4-2000.

Assumptions

We assume that you are familiar with the use of your operating system. If you are not familiar with Microsoft Windows, we recommend that you work through the tutorials provided with MS Windows before using Model*Sim*.

We also assume that you have a working knowledge of VHDL and Verilog. Although ModelSim is an excellent tool to use while learning HDL concepts and practices, this document is not written to support that goal.

Where to find our documentation

Document Format		How to get it	
Start Here for ModelSim PE	paper	shipped with ModelSim	
(installation & support reference)	PDF	select Main window > Help >PE Documentation ; also available from the Support page of our web site: <u>www.model.com</u>	
ModelSim PE Quick Guide	paper	shipped with ModelSim	
(command and feature quick-reference)	PDF	select Main window > Help >PE Documentation , also available from the Support page of our web site: <u>www.model.com</u>	
ModelSim PE Tutorial	PDF, HTML	select Main window > Help >PE Documentation ; also available from the Support page of our web site: <u>www.model.com</u>	
ModelSim PE User's Manual	PDF, HTML	select Main window > Help >PE Documentation	
ModelSim PE Command Reference	PDF, HTML	select Main window > Help >PE Documentation	
Std_DevelopersKit User's	PDF	www.model.com/support/pdf/sdk_um.pdf	
Manual		The Standard Developer's Kit is for use with Mentor Graphics QuickHDL.	
ModelSim Command Help	ASCII	type help [command name] at the prompt in the Main window	
Error message help	ASCII	type verror <msgnum> at the prompt in the Main window or at a shell prompt</msgnum>	
Tcl Man Pages (Tcl manual)	HTML	select Main window > Help > Tcl Man Pages , or find <i>contents.htm</i> in \ <i>modeltech</i> \ <i>docs</i> \ <i>tcl_help_html</i>	
application notes	HTML	www.model.com/resources/techdocs.asp	
frequently asked questions	HTML	www.model.com/resources/faqs.asp	

ModelSim documentation is available from our website at <u>www.model.com/support/documentation.asp</u> or in the following formats and locations:

Document	Format	How to get it
tech notes	ASCII	select Main window > Help > Technotes , or located in the \modeltech\docs\technotes directory

Technical support and updates

The Model Technology web site includes links to support, software updates, and many other information sources.

Support

www.model.com/support/default.asp

Customers in Europe should contact their distributor for support. See www.model.com/contact_us.asp for distributor contact information.

Updates

www.model.com/products/release.asp

Latest version email

Place your name on our list for email notification of news and updates. www.model.com/support/register_news_list.asp

Before you begin

Preparation for some of the lessons leaves certain details up to you. You will decide the best way to create directories, copy files and execute programs within your operating system. (When you are operating the simulator within ModelSim's GUI, the interface is consistent for all platforms.)

Additional details for VHDL, Verilog, and mixed VHDL/Verilog simulation can be found in the *ModelSim User's Manual* and *Command Reference*. (See "Where to find our documentation" (T-7).)

Command, button, and menu equivalents

Many of the lesson steps are accomplished by a button or menu selection. When appropriate, VSIM command line (PROMPT:) or menu (MENU:) equivalents for these selections are shown in parentheses within the step. This example shows three options to the **run -all** command, a button, prompt command, and a menu selection.



(MENU: Simulate > Run > Run - All)

Drag and drop

Drag and drop allows you to copy and move signals among windows. If drag and drop applies to a lesson step, it is noted in a fashion similar to MENUS and PROMPTS with: DRAG&DROP.

Command history

As you work on the lessons, keep an eye on the Main transcript window. The commands invoked by buttons and menu selections are echoed there. You can scroll through the command history with the up and down arrow keys, or the command history may be reviewed with several shortcuts at the ModelSim/VSIM prompt.

Shortcut	Description
click on prompt	left-click once on a previous ModelSim or VSIM prompt in the transcript to copy the command typed at that prompt to the active cursor
his or history	shows the last few commands (up to 50 are kept)

Reusing commands from the Main transcript

ModelSim's Main transcript can be saved, and the resulting file used as a DO (macro) file to replay the transcribed commands. You can save the transcript at any time before or during simulation. You have the option of clearing the transcript (File > Transcript > Clear Transcript) if you don't want to save the entire command history.

To save the contents of the transcript select **File > Transcript > Save Transcript As** from the Main menu.

Replay the saved transcript with the **do** command:

```
do <do file name>
```

For example, if you saved a series of compiler commands as *mycompile.do* (the .do extension is optional), you could recompile with one command:

do mycompile.do

• Note: Neither the prompt nor the Return that ends a command line are shown in the examples.

The goals for this lesson are:

• Create a project

A project is a collection entity for an HDL design under specification or test. Projects ease interaction with the tool and are useful for organizing files and simulation settings. At a minimum, projects have a work library and a session state that is stored in a .mpf file. A project may also consist of:

- HDL source files or references to source files
- other files such as READMEs or other project documentation
- local libraries
- references to global libraries

For more information about using project files, see the ModelSim User's Manual.

1 Start ModelSim with one of the following:

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

• Note: if you didn't add ModelSim to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.

Upon opening ModelSim for the first time, you will see the **Welcome to ModelSim** dialog. (If this screen is not available, you can enable it by selecting **Help > Welcome Menu** from the Main window. It will then display the next time you start ModelSim.)



You can access a variety of information about ModelSim via this dialog. For now click **Close** to dismiss the dialog.

Create Project		×
Project Name		
tes		
Project Location C:/modeltech/win32		Browse
Default Library Name	e	
	Ok	Cancel

Upon selecting OK, you will see a blank Project tab in the workspace area of the Main window and the **Add Items to the Project** dialog.

	ModelSim	1
	File Edit View Compile Simulate Tools Window Help	
	🚸 🚘 📄 🛍 🕺 🗰 👘 🖉 👘 🖓 👘 👘 👘	1
	Click on the icon to add items of that type:	
workspace	Name Status Type M Create New File Add Existing File	
X	Create Simulation Create New Folder	
	Project Library Close	
	Project : test <a>I<no design="" loaded=""></no> <a>I<no context=""></no>	11.

3 The next step is to add the files that contain your design units. Click **Add Existing File** in the **Add Items to Project** dialog. For this exercise, we'll add two Verilog files. Click the **Browse** button in the Add file to Project dialog box and open the examples directory in your ModelSim installation. Select *tcounter.v* and *counter.v*. Select **Reference from current location** and then click OK.

Add file to Project		×	
tcounter.v counter.v Brow			
Add file as type	Folder Top Level		
Reference from current location	C Copy to project dire	ectory	
	ОК	Cancel	

4 Click your right mouse button (2nd button in Windows; 3rd button in UNIX) in the Project page and select **Compile > Compile All**.

ModelSim			
File Edit View Compile Simula	te Tools Window Help		
🕹 🚅 🖻 🛍 📑 🦳	100 🕂 🛄 🖫 🕼 🐹	<u> 1</u> ,1 <u>0</u> ,	
Name $ abla Stat$	us Type Hadding pro	oject test	
vt counter.v ? Vt counter.v ?	Edit	Compile Selected	
	Simulate	Compile All	
	Add to Project Remove from Project Close Project	Compile Out-of-Date Compile Order Compile Report Compile Summary	
	Customize View		
Project : test <	Properties To Design Loaded>	<no conte<="" td=""></no>	

5 The two files are compiled. Click on the Library tab and expand the *work* library by clicking the "+" icon. You'll see the compiled design units listed.



6 The last step in this exercise is to load one of the design units. Double-click *counter* on the Library page. You'll see a new page appear in the Workspace that displays the structure of the *counter* design unit.

ModelSim	
File Edit View Compile Simulate Tools Window Help	
🕸 🚅 🖻 🛍 EF 🔢 100 🕂 EL EL EL 🚺 🖓 🖓	
Image: Counter: counter ModelSim> cd Image: Function increment Image: Counter.v successful. Image: State Sta	
Project : test Now: 0 ns Delta: 0 sim:/coun	ter //.

At this point, you would generally run the simulation and analyze or debug your design. We'll do just that in the upcoming lessons. For now, let's wrap up by ending the simulation and closing the project. Select **Simulate > End Simulation** and confirm

that you want to quit simulating. Next, select **File > Close > Project**, confirm that you want to close the project, and select **Yes** to update your project file with the changes you made during this session.

Note that a *test.mpf* file has been created in your working directory. This file contains information about the project *test* that you just created. ModelSim will open this project automatically the next time you invoke the tool.

The goals for this lesson are:

- Create a library and compile a VHDL file
- Load a design
- Learn about the basic ModelSim windows, mouse, and menu conventions
- Force the value of a signal
- Run ModelSim using the **run** command
- Set a breakpoint
- Single-step through a simulation run

The project feature covered in Lesson 1 executes several actions automatically such as creating and mapping work libraries. In this lesson we will go through the entire process so you get a feel for how ModelSim really works.

Compiling the design

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory, then copy all of the VHDL (.vhd) files from \<install_dir>\modeltech\examples to the new directory.

Make sure the new directory is the current directory. Do this by invoking ModelSim from the new directory or by selecting **File > Change Directory** (Main window).

2 Start ModelSim with one of the following:

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

Note: If you didn't add ModelSim to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.

Select "Proceed to ModelSim" if the Welcome dialog appears.

3 Before you compile any HDL code, you'll need a design library to hold the compilation results. To create a new design library, make this menu selection in the Main window: File > New > Library.

Make sure **Create: a new library and a logical mapping to it** is selected. Type "work" in the Library Name field and then select **OK**.

This creates a subdirectory named *work* - your design library within the current directory. ModelSim saves a special file named _*info* in the subdirectory.

(PROMPT: vlib work vmap work work)

Create a New Library	
Create	
a new library and	d a logical mapping to it
C a map to an exis	ting library
Library Name:	
work	
Library Physical Name:	
work	
	OK Cancel

Note: Do not create a Library directory using Windows commands, because the _info file will not be created. Always use the File menu or the vlib command from either the ModelSim or DOS prompt.) 4 Compile the file *counter.vhd* into the new library by selecting **Compile > Compile**.



(PROMPT: vcom counter.vhd)

This opens the Compile HDL Source Files dialog box. (You won't see this dialog box if you invoke vcom from the command line.)

Compile HDL S	ource Files		<u>? ×</u>
Library:	work	•	
Look in: 🔂	examples	- 🗢 🔁	💣 🎟 •
datasets foreign mixedHDL pli profiler projects	itcl_tutorial vidpoker vpi जिमेadder.vhd जिमेbvadd.vhd जिमेcounter.v	vn counter.vhd vn gates.vhd vn jo_utils.vhd vn jedec.vhd vn pal16r8.vhd vn stimulus.vhd	vitcounter.v vitestadder.
•			F
File name:	counter.vhd		Compile
Files of type:	HDL Files (*.v;*.vl;*.vhd;*.vhd);*.hdl;*.vo) 💌	Done
	Default Options	Edit Sou	rce

Complete the compilation by selecting *counter.vhd* from the file list and clicking **Compile**. Select **Done** when you are finished.

You can compile multiple files in one session from the file list. Individually select and compile the files in the order required by your design.

Note that you can have ModelSim determine the compile order. See "Auto-generating compile order" in the Project chapter of the *ModelSim User's Manual* for details.

Loading the design

1 Load the design unit by selecting **Simulate > Simulate**.



(PROMPT: vsim counter)

The Simulate dialog box appears. Click the "+" sign next to 'work' to see the **counter** design unit. (You won't see this dialog box if you invoke **vsim** with *counter* from the command line.)

🙀 Simulate		_		
Design VHDL Verilog Libraries SDF Options				
Name	Туре	Path		
	Library Entity Library Library Library Library Library Library Library	work C:/modeltech/example C:/modeltech/ieeepure C:/modeltech/vital2.2b C:/modeltech/vital2000 \$MODEL_TECH//ieee \$MODEL_TECH//m \$MODEL_TECH//std \$MODEL_TECH//st \$MODEL_TECH//st		
Load Op	ıtimize	Add Simulator Resolut	ution ution	

If the Design Unit is an entity (like **counter** in this design), you can expand it to view any associated architectures.

E- 📶 work	Library	work	
E counter	Entity	C:/modeltech/example	
_ ∟ <mark>A</mark>) only	Architec	.C:/modeltech/example	

Select the entity counter and choose Load.

2 Next, select View > All Windows from the Main window menu to open all ModelSim windows.

(PROMPT: view *)

For descriptions of the windows, consult the ModelSim User's Manual.

3 Next let's add top-level signals to the Wave window by selecting Add > Wave > Signals in Region from the Signals window menu.

(PROMPT: add wave /counter/*)



Running the simulation

We will start the simulation by applying stimulus to the clock input.

1 Click in the Main window and enter the following command at the VSIM prompt:

force clk 1 50, 0 100 -repeat 100

(Signals MENU: Edit > Clock)

ModelSim interprets this force command as follows:

- force clk to the value 1 at 50 ns after the current time
- then to 0 at 100 ns after the current time
- repeat this cycle every 100 ns
- 2 Now you will exercise two different **Run** functions from the toolbar buttons on either the Main or Wave window. (The **Run** functions are identical in the Main and Wave windows.) Select the **Run** button first. When the run is complete, select **Run -All**.



Run. This causes the simulation to run and then stop after 100 ns. (PROMPT: run 100) (Main MENU: Simulate > Run > Run 100ns)



Run -All. This causes the simulator to run forever. To stop the run, go on to the next step. (PROMPT: run -all) (Main MENU: Simulate > Run > Run -All)

3 Select the **Break** button on either the Main or Wave toolbar to interrupt the run. The simulator will stop running as soon as it gets to an acceptable stopping point.



(Main MENU: Simulate > Break)

The arrow in the Source window points to the next HDL statement to be executed. (If the simulator is not evaluating a process at the time the Break occurs, no arrow will be displayed in the Source window.)

4 Next, you will set a breakpoint in the function on line 18. Scroll the Source window until line 18 is visible. Click on or near line number 18 to set the breakpoint.

You should see a red dot next to the line number where the breakpoint is set. The breakpoint can be toggled between enabled and disabled by clicking it. When a breakpoint is disabled, the dot appears open. To delete the breakpoint, click the line number with your right mouse button and select Remove Breakpoint 18.

_ 🗆 🗙 F source - counter.vhd File Edit View Tools Window 100 🕂 🚉 🚉 🔣 🚅 🔛 👗 🖻 🛍 🖸 🚧 EF 🔁 🔂 🖻 ٩ × * 15 variable result : bit vector(input'range) := input; 16 variable carry : bit := '1'; 17 begin 18 for i in input'low to input'high loop 19 result(i) := input(i) xor carry; 20 carry := input(i) and carry; 21 exit when carry = '0'; 22 end loop; 23 return result; end increment; 24 25 begin 26 27 ctr: process(clk, reset) 28 29 begin counter.vhd 4 Ln:14, Col:0 -- read-only

(PROMPT: bp counter.vhd 18)

Note: Breakpoints can be set only on executable lines — denoted by blue line numbers.

5 Select the **Continue Run** button to resume the run that you interrupted. ModelSim will hit the breakpoint, as shown by an arrow in the Source window and by a Break message in the Main window.



(PROMPT: run -continue) (MENU: Simulate > Run > Continue)

6 Click the **Step** button in the Main or Source window several times to single-step through the simulation. Notice that the values change in the Variables window (you may need to expand the Variables window).



(PROMPT: step) (MENU: Simulate > Run > Step)

7 This concludes the basic VHDL simulation tutorial. When you're done, quit the simulator by entering the command:

```
quit -force
```

This command exits ModelSim without asking for confirmation.

The goals for this lesson are:

- Compile a Verilog design
- List signals in the design
- Examine the hierarchy of the design
- Simulate the design
- Change the default run length
- Set a breakpoint

The project feature covered in Lesson 1 executes several actions automatically such as creating and mapping work libraries. In this lesson we will go through the entire process so you get a feel for how ModelSim really works.

Compiling the design

If you've completed any previous VHDL lesson, you'll notice that Verilog and VHDL simulation processes are almost identical.

1 Create and change to a new directory to make it the current directory.

You can make the directory current by invoking ModelSim from the new directory or by using the **File > Change Directory** command from the ModelSim Main window.

2 Copy the Verilog files (files with ".v" extension) from the \<*install_dir*>\modeltech\examples directory into the current directory.

Before you can compile a Verilog design, you need to create a design library in the new directory. If you are familiar only with interpreted Verilog simulators such as Cadence Verilog-XL, this will be a new idea for you. Since ModelSim is a compiled Verilog simulator, it requires a target design library for the compilation. ModelSim can compile both VHDL and Verilog code into the same library if desired.

3 Invoke ModelSim:

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

• Note: If you didn't add Model*Sim* to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.

Click Close if the Welcome dialog appears.

4 Before you compile any HDL code, you'll need a design library to hold the compilation results. To create a new design library, make this menu selection in the Main window: File > New > Library.

Make sure **Create: a new library and a logical mapping to it** is selected. Type "work" in the Library Name field and then select **OK**.

This creates a subdirectory named *work* - your design library within the current directory. ModelSim saves a special file named _*info* in the subdirectory.

(PROMPT: vlib work vmap work work)

Create a New Library	
• a new library and	a logical mapping to it
O a map to an exist	ing library
Library Name:	
work	
Library Physical Name:	
work	
	OK Cancel

Note: Do not create a Library directory using Windows commands, because the _info file will not be created. Always use the File menu or the vlib command from either the ModelSim or DOS prompt.)

In the next step you'll compile the Verilog design. The example design consists of two Verilog source files, each containing a unique module. The file *counter.v* contains a module called **counter**, which implements a simple 8-bit binary up-counter. The other file, *tcounter.v*, is a testbench module (**test_counter**) used to verify **counter**.

Under simulation you will see that these two files are configured hierarchically with a single instance (instance name **dut**) of module **counter** instantiated by the testbench. You'll get a chance to look at the structure of this code later. For now, you need to compile both files into the **work** design library.

5 Compile the *counter.v*, and *tcounter.v* files into the work library by selecting Compile> Compile from the menu.



(PROMPT: vlog counter.v tcounter.v)

This opens the Compile HDL Source Files dialog box.

Compile HDL Sourc	e Files		<u>? ×</u>
Library: work		•	
Look in: 🔂 exam	ples	- 🔁 🗢	∲
tcl_tutorial vidpoker vpi work vn adder.vhd vn bvadd.vhd	vin counter.v vin counter.vhd vin gates.vhd vin io_utils.vhd vin jedec.vhd vin pal16r8.vhd	vमेstimulus.vhd रित्वाtcounter.v vमेtestadder.vhd	
File name: "tco	unter.v" "counter.v"		Compile
Files of type: HDI	. Files (*.v;*.vl;*.vhd;*.vh	no;*.hdl;*.vo) 💌	Done
	Default Options	Edit Sourc	e

Select *counter.v* and *tcounter.v* (use Ctrl + click) and then choose **Compile** and then **Done**.

Note: The order in which you compile the two Verilog modules is not important (other than the source-code dependencies created by compiler directives). This may again seem strange to Verilog-XL users who understand the possible problems of interface checking between design units, or compiler directive inheritance. ModelSim defers such checks until the design is loaded. So it doesn't matter here if you choose to compile *counter.v* before or after *tcounter.v*.

Loading the design

1 Load the design by selecting **Simulate** > **Simulate** from the menu:



(PROMPT: vsim test_counter)

The Simulate dialog appears. Click the "+" sign next to 'work' to see the **counter** and **test_counter** design units. (You won't see this dialog box if you invoke **vsim** with *test_counter* from the command line.)

Name	Туре	Path	^
🖃 🌆 work	Library	work	
Counter	Module	C:/modeltech/example	
LM test_counter	Module	C:/modeltech/example	
⊞- ∭_ieeepure	Library	C:/modeltech/ieeepure	
⊕– <mark>∭</mark> vital2.2b	Library	C:/modeltech/vital2.2b	
⊕– <mark>∭</mark> vital2000	Library	C:/modeltech/vital2000	
⊞– <mark>∭</mark> ieee	Library	\$MODEL_TECH//ieee	
⊞– <mark>∭</mark> modelsim_lib	Library	\$MODEL_TECH//m	
⊞– <mark>∭</mark> std	Library	\$MODEL_TECH//std	
⊕– <mark>∭</mark> std_developers.	Library	\$MODEL_TECH77st	-
Simulate		Simulato	r Resolution
		Add defai	

The Simulate dialog allows you to select a design unit to load from the specified library. You can also select the resolution limit for the simulation. The default resolution is 1 ns.

Select test_counter and click Load to accept these settings.

2 Bring up the Signals, Source, and Wave windows by entering the following command at the VSIM prompt within the Main window:

view signals source wave

(Main MENU: View > <window name>)

3 Now let's add signals to the Wave window with ModelSim's drag and drop feature.

In the Signals window, select **Edit** > **Select All** to select the three signals. Drag the signals to either the pathname or the values pane of the Wave window.



HDL items can also be copied from one window to another (or within the Wave and List windows) with the **Edit > Copy** and **Edit > Paste** menu selections.

4 You may have noticed when you loaded the design in Step 1 that a new tab appeared in the workspace area of the Main window.

ModelSim	<u>- 🗆 ×</u>
File Edit View Compile Simulate Tools Window Help	
🕸 🚅 🛍 🛍 📑 🔢 100 🕂 🚉 🚉 🛃 🥐 🖓	
VSIM 29>	• •
Now: 0 ns Delta 0 sim:/test_counter	1.



The Structure tab shows the hierarchical structure of the design. By default, only the top level of the hierarchy is expanded. You can navigate within the hierarchy by clicking on any line with a "+" (expand) or "-" (contract) symbol. The same navigation technique works anywhere you find these symbols within ModelSim.

By clicking the "+" next to **dut: counter** you can see all three hierarchical levels: **test_counter**, **counter** and a function called **increment**. (If **test_counter** is not displayed you simulated **counter** instead of **test_counter**.)

5 Click on Function increment and notice how other ModelSim windows are automatically updated as appropriate. Specifically, the Source window displays the Verilog code at the hierarchical level you selected in the Structure window, and the Signals window displays the appropriate signals. Using the Structure tab in this way is analogous to scoping commands in interpreted Verilogs.

For now, make sure the **test_counter** module is showing in the Source window by clicking on the top line in the Structure pane.

Running the simulation

Now you will exercise different Run functions from the toolbar.

1 Select the **Run** button on the Main window toolbar. This causes the simulation to run and then stop after 100 ns (the default simulation length).



(PROMPT: run) (MENU: Simulate > Run > Run 100 ns)

2 Next change the run length to 500 on the **Run Length** selector and select the **Run** button again.

ModelSim		
File Edit View Compile Simulate To	ools Window Help	
🕸 🚅 🖻 🛍 💵 🗾 500 🕂	0 (1 🕅 🖬 🗐 🖓	
Lest_counter: test_counter	# 530 0 0 26 # 540 0 1 26 # 545 0 1 27 # 550 0 0 27 # 560 0 1 27 # 560 0 1 27 # 565 0 1 28 # 570 0 0 28 # 580 0 1 28	
Library sim	# 585.0.1 29 # 590.0.0 29 VSIM 33>	•
Now: 600 ns Delta: 2	sim:/test_counter	11.

Now the simulation has run for a total of 600ns (the default 100ns plus the 500 you just asked for). The status bar at the bottom of the Main window displays this information.

3 The last command you executed (**run 500**) caused the simulation to advance for 500ns. You can also advance simulation to a specific time. Type:

run @ 3000

This advances the simulation to time 3000ns. Note that the simulation actually ran for an additional 2400ns (3000 - 600).

4 Now select the **Run** -All button from the Main window toolbar. This causes the simulator to run until the stop statement in *tcounter*.*v*.



(PROMPT: run -all) (MENU: Simulate > Run > Run -All)

🗈 source - tcounter.v	×
File Edit View Tools Window	
🕸 😅 🖬 👗 🛍 🛍 💭 🛤 📑 🗾 500 🕂 🖳 🚉 🛣 🤁 🖗 🗋	×
6 counter #(5,10) dut (count,clk,rst); 7	
8 initial // Clock generator 9 begin	
10 clk = 0; 11 #10 forever #10 clk = !clk; 12 end	
13 14 initial // Test stimulus	
15 begin 16 rst = 0;	
17 #5 rst = 1; 18 #4 rst = 0;	
20 end 21	Ţ
tcounter.v counter.v	
Ln:19, Col:0 read-only	11.

You can also use the **Break** button to interrupt a run.



(MENU: Simulate > Break)

Debugging

Next we'll take a brief look at an interactive debugging feature of the ModelSim environment.

1 Let's set a breakpoint at line 30 in the *counter.v* file (which contains a call to the Verilog function increment). To do this, select **dut: counter** in the Structure pane of the Workspace. Move the cursor to the Source window and scroll the window to display line 30. Click on or near line number 30 to set a breakpoint. You should see a red dot next to the line number where the breakpoint is set.

The breakpoint can be toggled between enabled and disabled by clicking it. When a breakpoint is disabled, the dot appears open. To delete the breakpoint, click the line number with your right mouse button and select Remove Breakpoint.

Note: Breakpoints can be set only on executable lines — denoted by blue line numbers.



2 Select the **Restart** button to reload the design elements and reset the simulation time to zero.



(Main MENU: Simulate > Run > Restart) (PROMPT: restart)

 Restart
 I

 Keep:
 I

 I
 List Format

 I
 Wave Format

 I
 Breakpoints

 I
 Logged Signals

 I
 Virtual Definitions

 Restart
 Cancel

Make sure all items in the Restart dialog box are selected, then click Restart.

3 Select the **Run** -All button to re-start the simulation run.



(PROMPT: run -all) (Main MENU: Simulate > Run > Run -All)

When the simulation hits the breakpoint, it stops running, highlights the line with an arrow in the Source window, and issues a Break message in the Main window.

- **4** When a breakpoint is reached, typically you will want to know one or more signal values. You have several options for checking values:
 - look at the values shown in the Signals window
 - hover your mouse pointer over the *count* variable in the Source window and a "balloon" will pop up with the value
 - select the *count* variable in the Source window, right-click it, and select Examine from the context menu;
 - use the **examine** command to output the value to the Main window transcript: examine count

5 Let's move through the Verilog source functions with ModelSim's Step command. Click **Step** on the toolbar.



This command single-steps the debugger.

6 Experiment by yourself for awhile. Set and clear breakpoints and use the Step and Step Over commands until you feel comfortable with their operation. When you're done, quit the simulator by entering the command:

quit -force
The goals for this lesson are:

- Compile multiple VHDL and Verilog files
- Simulate a mixed VHDL and Verilog design
- View the design in the Structure window
- View the HDL source code in the Source window

Note: You must be using ModelSim PE/PLUS to do this lesson.

Compile the design

1 Start by creating a new directory for this exercise. Create the directory, then copy the VHDL and Verilog example files to the directory:

```
<install_dir>\modeltech\examples\mixedHDL\*.vhd
<install_dir>\modeltech\examples\mixedHDL\*.v
```

Make sure the new directory is the current directory. Do this by invoking ModelSim from the new directory or by using the **File > Change Directory** command from the ModelSim Main window.

2 Start ModelSim with one of the following:

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

Note: If you didn't add ModelSim to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.

Select "Proceed to ModelSim" if the Welcome dialog appears.

3 Before you compile any HDL code, you'll need a design library to hold the compilation results. To create a new design library, make this menu selection in the Main window: File > New > Library.

Make sure Create: a new library and a logical mapping to it is selected. Type "work" in the Library Name field and then select OK	Create a New Library
This creates a subdirectory named <i>work</i> - your design library - within the current directory. ModelSim saves a special file named _ <i>info</i> in the subdirectory.	Library Name: work Library Physical Name: work
(PROMPT: vlib work vmap work work)	OK Cancel

Note: Do not create a Library directory using Windows commands, because the _info file will not be created. Always use the File menu or the vlib command from either the ModelSim or DOS prompt.) 4 Compile the HDL files by selecting **Compile > Compile** from the menu:



(PROMPT: vlog cache.v memory.v proc.v) (PROMPT: vcom util.vhd set.vhd top.vhd)

This opens the Compile HDL Source Files dialog box.

Compile HDL 9	Source Files	<u>? ×</u>
Library:	work	
Look in: 🔁	mixedHDL 💽 🗢 🗈 📸 📰 🗸	
vi cache.v memory.v vi proc.v vi set.vhd vi top.vhd vi util.vhd		
File name:	"cache.v" "memory.v" "proc.v"	e
Files of type:	HDL Files (*.v;*.vl;*.vhd;*.vho;*.hdl;*.vo)	
	Default Options Edit Source	

A group of Verilog files may be compiled in any order. However, in a mixed VHDL/Verilog design the Verilog files must be compiled before the VHDL files.

Compile the Verilog source by double-clicking each of these Verilog files in the file list (this invokes the Verilog compiler, **vlog**):

- cache.v
- memory.v
- proc.v

5 Depending on the design, the compile order of VHDL files can be very specific. In the case of this lesson, the file *top.vhd* must be compiled last.

Stay in the Compile HDL Source Files dialog box and compile the VHDL files in this order (this invokes the VHDL compiler, **vcom**):

- util.vhd
- set.vhd
- top.vhd
- 6 Click **Done** to dismiss the dialog box.

Loading the design

1 Load the design by selecting **Simulate** > **Simulate** from the menu.



(PROMPT: vsim top)

The Simulate dialog appears. Click the "+" sign next to 'work' to see the design units. (You won't see this dialog box if you invoke **vsim** with *top* from the command line.) Select **top** and then click **Load**.

Simulate	Libraries)	SDF Options	
Name	Туре	Path	19
work work Cache Cache_set memory morc P std_logic_uti E top f top	Library Module Entity Module IPackage Entity Library Library Library	work C:/modeltech/example C:/modeltech/example C:/modeltech/example C:/modeltech/example C:/modeltech/example \$MODEL_TECH//ieee \$MODEL_TECH//m \$MODEL_TECH//std	
Simulate		Add Simulator Resolut	
Load Op	timize	Can	cel

2 From the Main menu select View > All Windows to open all ModelSim windows. (PROMPT: view *)



3 Take a look at the Structure pane in the workspace.

Notice the hierarchical mixture of VHDL and Verilog in the design. VHDL levels are indicated by a square "prefix", while Verilog levels are indicated by a circle "prefix." Try expanding (+) and contracting (-) the structure layers. You'll find Verilog modules that have been instantiated by VHDL architectures, and similar instantiations of VHDL items by Verilog.

4 In the Structure pane, click on the Verilog module **c: cache**. The source code for the Verilog module is now shown in the Source window.

5 We'll use ModelSim's Find function to locate the declaration of cache_set within *cache.v.*

From the Source window menu select: **Edit > Find**:



The Find in dialog box is displayed.

Find in: source - top.vhd	×
Find:	Find Next
Replace:	Replace
Case sensitive 🔲 Search backwards	Close
Regular expression	

In the **Find:** field, type **cache_set** and click **Find Next**. The cache_set instantiations are now displayed in the Source window. (Click **Close** to dismiss the **Find in:** dialog box.)

Note that cache_set is a VHDL entity instantiated within the Verilog file cache.v.

📑 source - ca	che.v	×
File Edit View	v Tools Window	
🕸 🖻 🔒	å 🖻 🛍 Ω 🛤 IF 🔢 100 🕂 II II II II II (?) (?) (?)	×
19	<pre>wire [`word_size-1:0] #(5) sdata = sdata_r, pdata = pda</pre>	
20	<pre>wire #(5) srw = srw_r, sstrb = sstrb</pre>	
21		
22	reg [3:0] oen, wen;	_
23	wire [3:0] hit;	
24		
25	<u>/*******</u> ************* Cache sets *****************/	
26	<pre>cache_set s0(paddr, pdata, hit[0], oen[0], wen[0]);</pre>	
27	<pre>cache_set sl(paddr, pdata, hit[1], oen[1], wen[1]);</pre>	
28	<pre>cache_set s2(paddr, pdata, hit[2], oen[2], wen[2]);</pre>	
29	<pre>cache_set s3(paddr, pdata, hit[3], oen[3], wen[3]);</pre>	
30		
31	initial begin	
32	verbose = 1;	
33	<pre>saddr_r = 0;</pre>	
34	edata r = 'hz·	-
▲ ▶ cache.v		
	Ln:26, Col:13 read-only	11.

6 Go back to the Main window, expand the **c:cache** entry by clicking the "+" sign, and scroll down and click on the line "**s0: cache_set(only**)". The Source window shows the VHDL code for the cache_set entity.

📭 source - set.vhd	
File Edit View Tools Window	
🕸 🚅 🖶 👗 🛍 🛍 🗅 🛤 📑 🔽 100 🕂 🖳 🚉 👫 1	(•) ()• 🚹 ≍
6 generic(<u> </u>
7 addr_size : integer := 8;	
8 set_size : integer := 5;	
<pre>9 word_size : integer := 16</pre>	
10);	_
11 port(
12 addr : in std_logic_vector(ad	dr_size-1
13 data : inout std_logic_vector(wo	rd_size-1
14 hit : out std_logic;	
15 oen : in std_logic;	
l6 wen : in std_logic	
17);	
18 end cache_set;	
19	
20 architecture only of cache_set is	
21 constant size · integer ·= ?**set size·	
Cache.v set.vhd	<u> </u>
Ln:20, Col:0 read-only	1.

Before you quit, try experimenting with some of the commands you've learned from previous lessons – add signals to the Wave window, run the simulation, etc. Note that in this design, "clk" is already driven, so you won't need to use the **force** command.

7 When you're ready to quit simulating, enter the command:

```
quit -force
```

The goals for this lesson are:

- Map a logical library name to an actual library
- Change the default run length
- Recognize assertion messages in the Main window transcript
- Change the assertion break level
- Restart the simulation run using the restart command
- Examine composite types displayed in the Variables window
- Change the value of a variable

In this lesson we will debug an assertion message using the Source, Signals, and Variables windows. For another debugging lesson, see *Lesson 9 - Debugging with the Dataflow window*.

Compiling and loading the design

- 1 Create a new directory for this exercise and copy the following VHDL (.vhd) files from \<*install_dir*>\modeltech\examples to the new directory.
 - gates.vhd
 - adder.vhd
 - testadder.vhd
- 2 Make sure the new directory is the current directory. Do this by invoking ModelSim from the new directory or by using the File > Change Directory command from the ModelSim Main window.
- **3** Start ModelSim with one of the following:

for Windows - your option - from a Windows shortcut icon, from the Start menu, or from a DOS prompt:

modelsim.exe

Note: If you didn't add ModelSim to your search path during installation, you will have to include the full path when you type this command at a DOS prompt.

Select "Proceed to ModelSim" if the Welcome dialog appears.

- 4 Enter the following command at the ModelSim prompt to create a new library: vlib library_2
- 5 Map the new library to the work library using the **vmap** command:

vmap work library_2

ModelSim adds this mapping to the modelsim.ini file.

6 Compile the source files into the new library by entering this command at the ModelSim prompt:

vcom -work library_2 gates.vhd adder.vhd testadder.vhd

- 7 Open the Simulate dialog by selecting **Simulate** > **Simulate**. Expand the work library and increase the width of the name column by clicking and dragging on the border between the Name and Type columns.
- 8 Make sure Simulator Resolution is set to nanoseconds, select **test_adder_structural**, and then click **Load**.

(PROMPT: vsim -t ns work.test_adder_structural)

🙀 Simulate	2			<u> ×</u>
Design) VH	HDL) Verilog) Libraries)	SDF) Opti	ons	
Name		Туре	Path	
⊡- <u>III</u> wo	ork	Library	library_2	
∎ <mark>⊕</mark> E	adder	Entity	C:/modeltech/example	
⊨ <mark>∲-</mark> Ē	addern	Entity	C:/modeltech/example	
⊨ <mark>⊕</mark> Ē	andg	Entity	C:/modeltech/example	
	gates	Package	C:/modeltech/example	
⊨ ⊕-Ē	org	Entity	C:/modeltech/example	
- <u>-</u>	test_adder_behavioral	Config	C:/modeltech/example	
	test_adder_structural	Config	C:/modeltech/example	
∲- Ē)	testbench	Entity	C:/modeltech/example	-
Simula	ate		Simulator Re	solution
			Add ns	
Lo	ad Optimize			Cancel

Running the simulation

1 Start by opening the Variables and Signals windows using the command below. Note that you can abbreviate window names.

view v si

(Main MENU: View > <window name>)

2 Now run the simulation for 1000 ns:

run 1000

A message in the Main window will notify you that there was an assertion error.

	VSIM 20> run 1000 [# ** Error: Sum is 00000111. Expected 00001000 # Time: 600 ns Iteration: 0 Instance: /testbench # ** Note: There were ERRORS in the test. # Time: 1 us Iteration: 0 Instance: /testbench VSIM 21>]	Ŧ
es	stbench	1.

Debugging the simulation

Let's find out what's wrong. Perform the following steps to track down the assertion message.

1 First, change the simulation assertion options. Select **Simulate > Simulation Options** from the Main window menu.

M Simulation Options		_ [
Defaults Assertions V	WLF Files	
Break on Assertion	Ignore Assertions For:	
Fatal	🗖 Failure	
O Failure	Error	
C Error	🗖 Warning	
C Warning	Note	
O Note		
	<u> </u>	Apply

- 2 Select the Assertions tab. Change the selection for Break on Assertion to Error and click OK. This will cause the simulator to stop at the HDL assertion statement.
- **3** Restart the simulation using the following command:

restart -f

The -f option causes ModelSim to restart without popping up the confirmation dialog.

4 Run the simulation again for 1000 ns.

run 1000



5 If you look at the Variables window now, you can see that i = 6. This indicates that the simulation stopped in the sixth iteration of the test pattern's loop.

📅 variables	
File Edit View Add Wind	ow
adder8 n fo_test_patterns to_char test test	8 {{{00000000} {00000001} {0} {(UX01ZWLH- {{00000101} {00000001} {1} {0
│ found_error ── loop ─── │ i	false 6
sim:/testbench/test	

- **6** Expand the variable named **test_patterns** by clicking the [+]. (You may need to resize the window for a better view.)
- 7 Also expand the sixth record in the array **test_patterns(6)**, by clicking the [+]. The Variables window should be similar to the one below.

Notice that the arrow in the Source window is pointing to the assertion statement.

The assertion shows that the Signal **sum** does not equal the **sum** field in the Variables window. Note that the sum of the inputs **a**, **b**, and **cin** should be equal to the output **sum**. But there is an error in the test vectors. To correct this error, you need to restart the simulation and modify the initial value of the test vectors.

📇 signals		🔛 variables	
File Edit View Add Tools	Window	File Edit View	Add
taria a taria t	00000101 00000001 1 000000111 0 •	→ adder8 → n	erns
sim:/testbench	• • • <i>I</i> .		a o cin

🛻 variables	
File Edit View Add Wind	dow
adder8 n n test_patterns (1) (2) (3) (4) (5) (6) (6) (6) (7) .cout .cout (7)	8 {{({00000000} {00000001} {0} {00 {{00000000} {00000001} {0} {00 {{00000001} {0000001} {0} {00 {{00000001} {0000001} {1} {00 {{00001010} {0000001} {0} {00 {{00000001} {0000001} {1} {0} {00 {{00000001} {0000001} {1} {0} {00 {{00000001} {0000001} {1} {0} {00 {{00000101} {00000001} {1} {0} {00 00000101 0 0 0 <
sim:/testbench/test	

8 Restart the simulation again:

restart -f

- 9 Update the Variables window by selecting the **test** process in the Process window.
- 10 In the Variables window, expand test_patterns and test_pattern(6) again. Then highlight the .sum record by clicking on the variable name (not the box before the name) and select Edit > Change from the menu.

Change Selected	¥ariable			×
Variable Name:	/testbench/test/te	st_patterns(6).s	um	
Value:	00000111			
	[<u>C</u> hange	<u>C</u> ancel	

- **11** Change the value to **00000111** and then click **Change**. (Note that this is a temporary edit, you must use your text editor to permanently change the source code.)
- **12** Run the simulation again for 1000 ns.

run 1000

At this point, the simulation will run without errors.



This brings you to the end of this lesson, but feel free to explore the system further. When you are ready to end the simulation session, quit ModelSim by entering the following command at the VSIM prompt:

quit -f

The goals for this lesson are:

- Practice using the Wave window time cursors.
- Practice zooming the waveform display.
- Practice using Wave window keyboard shortcuts.
- Practice combining items into a virtual object.
- Practice creating and viewing datasets.

Using time cursors in the Wave window

Any of the previous lesson simulations may be used with this part of the lesson, or use your own simulation if you wish.



interval measurement

When the Wave window is first drawn, there is one cursor located at time zero. Clicking anywhere in the waveform display brings that cursor to the mouse location. You can add cursors to the waveform pane by selecting **Insert** > **Cursor** (or the Add Cursor button shown below). The selected cursor is drawn as a bold solid line; all other cursors are drawn with thin dashed lines. Remove cursors by selecting them and selecting **Edit** > **Delete Cursor** (or the Delete Cursor button shown below).



Add Cursor add a cursor to the Wave window



Delete Cursor delete the selected cursor from the window

Finding a cursor

The cursor value corresponds to the simulation time of that cursor. Choose a specific cursor view by selecting **View > Cursors** (Wave window). You can also select and scroll to a cursor by double-clicking its value in the cursor-value pane.

1	
300 ns	
132 ns	
26 ns	26 ns
• •	

Alternatively, you can click a value with your second mouse button and type the value to which you want to scroll.

Making cursor measurements

Each cursor is displayed with a time box showing the precise simulation time at the bottom. When you have more than one cursor, each time box appears in a separate track at the bottom of the display. ModelSim also adds a delta measurement showing the time difference between two adjacent cursor positions.

If you click in the waveform display, the cursor closest to the mouse position is selected and then moved to the mouse position. Another way to position multiple cursors is to use the mouse in the time box tracks at the bottom of the display. Clicking anywhere in a track selects that cursor and brings it to the mouse position.

The cursors are designed to snap to the closest wave edge to the left on the waveform that the mouse pointer is positioned over. You can set the snap distance in the Window Preferences dialog (select **Tools > Window Preferences**).

You can position a cursor without snapping by dragging in the area below the waveforms.

You can also move cursors to the next transition of a signal with these toolbar buttons:



Find Previous Transition locate the previous signal value change for the selected signal



Find Next Transition locate the next signal value change for the selected signal

Zooming - changing the waveform display range

Zooming lets you change the simulation range in the waveform pane. You can zoom using a context menu, toolbar buttons, mouse, or keyboard.

Using the Zoom menu

You can use the Wave window menu bar, or call up the context menu by clicking the right mouse button in the waveform pane.

The Zoom menu options include:

• Zoom In

Zooms in by a factor of two, increasing the resolution and decreasing the visible range horizontally.

• Zoom Out

Zooms out by a factor of two, decreasing the resolution and increasing the visible range horizontally.

• Zoom Full

Redraws the display to show the entire simulation from time 0 to the current simulation time.

Zoom Last

Restores the display to where it was before the last zoom operation.

• Zoom Range

Brings up a dialog box that allows you to enter the beginning and ending times for a range of time units to be displayed.

Zooming with toolbar buttons

These zoom buttons are available on the toolbar:





Zooming with the mouse

To zoom with the mouse, first enter zoom mode by selecting **View > Mouse Mode > Zoom Mode** (Wave window). The left mouse button (<Button-1>) then offers 3 zoom options by clicking and dragging in different directions:

- Down-Right: Zoom Area (In)
- Up-Right: Zoom Out
- Up-Left: Zoom Fit

The zoom amount is displayed at the mouse cursor. A zoom operation must be more than 10 pixels to activate.

Keyboard shortcuts for zooming

Using the following keys when the mouse cursor is within the Wave window will cause the indicated actions:

Кеу	Action
i I or +	zoom in
o O or -	zoom out
f or F	zoom full
l or L	zoom last
r or R	zoom range
<arrow up=""></arrow>	scroll waveform display up
<arrow down=""></arrow>	scroll waveform display down
<arrow left=""></arrow>	scroll waveform display left
<arrow right=""></arrow>	scroll waveform display right
<page up=""></page>	scroll waveform display up by page
<page down=""></page>	scroll waveform display down by page
<tab></tab>	searches forward (right) to the next transition on the selected signal
<shift-tab></shift-tab>	searches backward (left) to the previous transition on the selected signal
<control-f></control-f>	opens the find dialog box; searches within the specified field in the pathname pane for text strings

Combining items in the Wave window

The Wave window allows you to combine signals into buses. Select **Tools** > **Combine Signals** to open the Combine Selected Signals dialog.

A bus is a collection of signals concatenated in a specific order to create a new virtual signal with a specific value.

In the illustration below, three data signals have been



combined to form a new bus called Bus1. Notice, the new bus has a value that is made up of the values of its component signals arranged in a specific order. Virtual objects are indicated by an orange diamond.



Creating and viewing datasets

Datasets allow you to view previous simulations or to compare simulations. To view a dataset, you must first save a ModelSim simulation to a WLF file (using the **vsim -wlf** command). Once you have saved a WLF file, you can open it as a view-mode dataset.

In this lesson you will compare two simple Verilog designs: a structural description and an RTL description of a 4-bit, binary counter. To begin, you will simulate the structural description and save it to a WLF file. Then you will simulate the RTL version. Finally, you will open the WLF file as a dataset and compare the two simulations in the Wave window.

Simulating the structural version

- 1 Start by creating a new working directory, making it the current directory, and copying the files from *modeltech*/*examples*/*datasets* into it.
- 2 Use the vlib command to create a work library in the current directory.

vlib work

(MENU: File > New > Library)

3 Use the **vmap** command to map the work library to a physical directory. A *modelsim.ini* file will be written into the current directory.

vmap work work

4 Compile the structural version of the counter.

```
vlog cntr_struct.v
```



(MENU: Compile > Compile)

5 Load the design and save the simulation to a WLF file named *struct.wlf*.

```
vsim -wlf struct.wlf work.cntr_struct
```

6 Now you will run a DO file that applies stimulus to the design, runs the simulation, and adds waves to the Wave window. Feel free to open the DO file and look at its contents.

do stimulus.do

(MENU: Tools > Execute Macro)

The waves that appear in the Wave window are saved automatically into the *struct.wlf* file.

7 Quit the simulation.

quit -sim

(MENU: Simulate > End Simulation)

Simulating the RTL version

- 1 Compile the RTL version of the counter. vlog cntr_rtl.v
- **2** Simulate the design.

vsim work.cntr_rtl



(MENU: Simulate > Simulate)

3 Run the DO file to apply stimulus to the design. do stimulus.do

Comparing the two designs

To compare the two simulations, we will create a second pane in the Wave window, open the *struct.wlf* file, and add the signals from the dataset to the new pane.

1 Add a second pane to the Wave window.

Wave MENU: Insert > Window Pane

Notice that a thick, white vertical bar at the left edge of the window indicates that the new pane is active.

2 Open *struct.wlf*.

dataset open struct.wlf

(Wave MENU: File > Open Dataset)

3 Add signals for the "struct" dataset.

add wave *

Notice that the pathname prefix for the signals you just added is the dataset name "struct". The pathname prefix for the active simulation is "sim".

The results for each simulation should be the same. You can continue experimenting with the two simulations or quit the simulation.

quit -sim

(Main MENU: Simulate > End Simulation)

The goals for this lesson are:

- Run a simulation with Code Coverage ON and examine the coverage_summary window
- Save line coverage information to a text file
- Exclude lines and files from the coverage statistics
- Append results from a previous simulation run onto the next one

ModelSim Code Coverage allows you to identify which lines in your code are being covered by the testbench. It is non-intrusive (instrumented code is *not* required) and only minimally impacts simulation performance (<5%).

Note: The Code Coverage feature is available as an add-on to the PE version. Contact Model Technology sales for more information.

Running a simulation with Code Coverage

All commands are shown as entered on the ModelSim command line.

- 1 Start by creating a new working directory, making it the current directory, and copying the files from *modeltech*/*examples*/*profiler* into it.
- 2 Use the vlib command to create a work library in the current directory.

vlib work

(MENU: File > New > Library)

3 Use the **vmap** command to map the work library to a physical directory. A *modelsim.ini* file will be written into the **work** directory.

vmap work work

Prior to running the simulation, we need to check the *which_test.txt* file in the *modeltech\examples\profiler* directory to ensure it reads "false = data_switch_test". You can edit the file with **notepad** within ModelSim.

Notepad - which_test.txt	_ 🗆 🗙
<u>F</u> ile <u>E</u> dit <u>W</u> indow	
false = data_switch_test	•
•	•

This switch configures the test bench – the *ringrtl.vhd* file. We'll change it later in the lesson when we merge the coverage results of two simulations.

5 Compile the lower level blocks of the design.

vcom control.vhd retrieve_array.vhd store_array.vhd



(MENU: Compile > Compile)

6 Compile the top level block, test bench, and configuration files.

vcom ringrtl.vhd testring.vhd config_rtl.vhd



(MENU: Compile > Compile)

7 Use the vsim -coverage command to load the design configuration with Code Coverage.

```
vsim -coverage work.test_bench_rtl
```

8 Run the simulator for 3 milliseconds.

run 3 ms

9 Display the coverage_summary window.

view_coverage
(MENU: Tools > Source Coverage)

🙀 coverage_summary						
File Coverage Report						
Pathname	Lines	Hits	%	Coverage	·	
C:/modeltech_new/win32//vhdl_src/ C:/modeltech_new/win32//vhdl_src/ C:/modeltech_new/win32//vhdl_src/ C:/modeltech_new/win32//vhdl_src/ control.vhd retrieve.vhd ringrtl.vhd store.vhd testring.vhd	240 507 515 50 48 5 1 9 78	0 0 37 5 55	0.0 0.0 0.0 77.1 100.0 100.0 100.0 70.5			
· 1453 107 7.3 						
Lines with no coverage in file control.v	hd					
<pre>Lines with no coverage in me control.vnd 51 IF csb = '0' THEN 52 control_reg <= switch; 62 when "10" => buffer_txd <= txd(1); 63 when "01" => buffer_txd <= txd(2); 64 when "00" => buffer_txd <= txd(3); 70 when "10" => rxd <= '1' & buffer_rxd & "11"; 71 rxd_active <= '1';</pre>						

The top half of the window shows summary information on a per-file basis. If you select a file in the list, the bottom part of the window gives details about the lines in the file that have zero coverage.

Note that both *testring.vhd* and *control.vhd* are below 90% and, therefore, shown in red in the Coverage bar graph. 90% is the default coverage threshold, and all coverage values below 90% will be shown red. The default coverage threshold can be changed with the Tcl control variable *\$PrefCoverage(cutoff)*.

10 Click on the *control.vhd* pathname to display the source code for *control.vhd* in the Source window. With Code Coverage enabled, the Source window is displayed with an extra column that details the number of times each line has been executed. The green "Xs" in the graphic below denote lines that have been excluded. We'll discuss that later in the lesson.

Scroll the Source window to view the executable lines. As you can see some lines have red zeros next to them. This indicates a line that was not executed.

F .s	source - co	ontrol.vhd	
File	Edit View	v Tools Window	
٢	🖻 🖥 🕴	🐰 🖻 🛍 💭 🚧 📑 🔢 100 🕂 🖳 💱 🛃 🤔 🔂 🗗	×
0	63	<pre>3 when "01" => buffer_txd <= txd(2);</pre>	-
0	64	4 when "00" => buffer_txd <= txd(3);	
4	65	<pre>5 when others => buffer_txd <= 'X';</pre>	
	66	6 end case;	
162	67	7 case control_reg(3 downto 2) is	
158	68	8	
158	69	<pre>9 rxd_active <= buffer_rxd;</pre>	
0	70	0 when "10" => rxd <= '1' & buffer_rxd & "11";	
X	71	<pre>1 rxd_active <= '1';</pre>	
X	72	<pre>2 when "01" => rxd <= "11" & buffer_rxd & '1';</pre>	
0	73	<pre>3 rxd_active <= '1';</pre>	
0	74	4	
0	75	<pre>5 rxd_active <= '1';</pre>	
4	76	<pre>6 when others => rxd <= "XXXX"; rxd_active <= 'X';</pre>	
· ·	77	7 end case;	
162	78	8 END PROCESS;	_
	79	۹	-
• •	Control.vi	/hd	•
		Ln:144, Col:0 read-only	1.

11 Save the line coverage information to a text file.

```
coverage report -file cover.dat -lines
(coverage_summary MENU: Report > Save Line Coverage)
```

Open the file *cover.dat* to see how the data is stored. **Notepad** works well to check text files such as this.

notepad cover.dat

Excluding lines and files

There may be a time when you want to exclude certain parts of your code from the analysis. You can exclude both lines and files from either the coverage_source or the coverage_summary windows.

- 1 Scroll to one of the executable lines in the Source window (noted with a blue line number).
- 2 With your mouse pointer over the column that shows coverage results (the left-most column), click your right-mouse button and select **Exclude Coverage Line #**.
- **3** The line will now be marked with a green "X" and the coverage statistics will be updated to exclude that line.
- **4** View the coverage_summary window and click the **Excluded** tab. This tab shows all the lines and files that are currently being excluded.

🙀 coverage_summary					- 🗆 🗙
File Coverage Report					
Pathname	Lines	Hits	%	Coverage	_
C:/modeltech_new/win32//vhdl_src/ C:/modeltech_new/win32//vhdl_src/ C:/modeltech_new/win32//vhdl_src/ C:/modeltech_new/win32//vhdl_src/ control.vhd retrieve.vhd ringrtl.vhd store.vhd testring.vhd	240 507 515 50 46 5 1 9 78	0 0 37 5 55	0.0 0.0 0.0 80.4 100.0 100.0 70.5		
•	1451	107	7.3		
Files and Lines with Exclusion Filtering					
control.vhd 71-72					
Misses Excluded					

5 Select the line in the Excluded tab, click your right mouse button, and select **Include Entire Selected Files**. This removes the exclusion filter on any lines from the selected file.

You can continue experimenting with the various exclusion commands at this point if you want. However, before continuing with the tutorial, select **Coverage > Clear Out Current Filter** to ensure all lines and files are included for the next exercise.

Merging coverage results from two simulations

You can merge code coverage results from multiple simulations. In this exercise, we'll change the test that is run by the test bench, resimulate, and then append the coverage statistics from our previous analysis to the new analysis.

- 1 Note how many times the clocked processes have been executed.
- 2 Next we'll edit the *which_test.txt* file. Changing this text file causes a different test to be run from the same test bench. Using ModelSim Notepad, edit the file so it reads "true = data_switch_test." Make sure the Edit > read_only switch is not on.

notepad which_test.txt

M Notepa	ad - which_test.txt	_ 🗆 ×
<u>F</u> ile <u>E</u> dit	<u>W</u> indow	
true = data_	switch_test	- - -
4		•

3 Restart the simulation so the different test is run on the circuit.

```
restart -f
```



4 Restore the coverage data from the last simulation run so that its data can be appended to the current simulation.

```
coverage reload cover.dat
(coverage_summary MENU: File > Open > Coverage > Merge Coverage)
```

5 Run the simulator for 3 milliseconds as before.

run 3 ms

Note that now both *testring.vhd* and *control.vhd* are above 90% and therefore shown in green.

coverage_summary				<u>-0×</u>
File Coverage Report				
Pathname	Lines	Hits	%	Coverage 📩
C:/modeltech_new/win32//vhdl_src/	240	0	0.0	
C:/modeltech_new/win32//vhdl_src/	507	0	0.0	
C:/modeltech_new/win32//vhdl_src/	515	0	0.0	
C:/modeltech_new/win32//vhdl_src/	50	0	0.0	
control.vhd	48	48	100.0	
retrieve.vhd	5	5	100.0	
ringrtl.vhd	1	1	100.0	
store.vhd	9	9	100.0	
testring.vhd	78	74	94.9	
				•

6 Click on the *control.vhd* pathname to bring up the Source window. You can see from the values in the first column that the line hits from this run have been added to the ones from the last run. The number of times the clocked processes have been run has doubled.

source	- control.vhd	- 🗆 🗵
File Edit	View Tools Window	
🕸 🚅 🖥] X 🖻 🛍 💭 🚧 EF 🔢 100 🕂 EL EL EL IX 🖓 🖓 🚹	×
21	<pre>72 when "01" => rxd <= "11" & buffer_rxd & '1';</pre>	<u> </u>
21	73 rxd_active <= '1';	
7	74	
7	75 rxd_active <= '1';	
4	<pre>76 when others => rxd <= "XXXX"; rxd_active <= 'X';</pre>	;
	77 end case;	
157	78 END PROCESS;	
	79	
	80 This block creates an N-bit counter	
	81 Incrementer : PROCESS (clock)	
	82 BEGIN	
60000	83 IF (clock'event AND clock = '1') THEN	
30000	84 IF reset = '0' THEN	
2	<pre>85 address <= (others => '0');</pre>	
	86 ELSE	
29998	87 address <= address + '1';	_
	88 WMT TW-	<u> </u>
▲ ▶ cont	rol.vhd ringrtl.vhd testring.vhd	
	Ln:144, Col:0 read-only	1.

7 Quit the simulator.

quit -f

The goals for this lesson are:

- Compare two simulations using the Comparison Wizard
 - View comparison results and timing difference markers in the Wave window
- Use compare icons to jump to "previous" and "next" difference markers
- View comparison results in the List window
- Set an edge tolerance

Waveform Comparison computes timing differences between test signals and reference signals. In this exercise we're going to run and save the mixedHDL simulation, edit one of the source files, run the simulation again, and finally compare the two runs.

The general procedure for comparing waveforms has four main steps:

- 1 Selecting the simulations or datasets to compare
- 2 Specifying the signals or regions to compare
- **3** Running the comparison
- 4 Viewing the comparison results
- Note: The Waveform Comparison feature is available as an add-on to the PE version. Contact Model Technology sales for more information.

Creating the reference dataset

We'll start by running a simulation and saving it to a dataset. This dataset will become the reference dataset when we set up the comparison.

1 Start by creating a new directory for this exercise. Create the directory and copy all of the files from \<*install_dir*>\modeltech\examples\mixedHDL to the new directory.

Make sure the new directory is the current directory. Do this by invoking ModelSim from the new directory or by selecting the **File > Change Directory** command from the ModelSim Main window.

2 At the ModelSim prompt in the Transcript pane, run the compare.do DO file. do compare.do

This DO file does the following:

- Creates and maps the work library
- Compiles the Verilog and VHDL files
- Runs the simulation and saves the results to a dataset named "gold.wlf"

Feel free to open the DO file and take a look at its contents.

Editing a source file and re-running the simulation

In the last step, we ran the default mixed HDL simulation and saved it to the *gold.wlf* dataset. Now we'll edit one of the source files and re-run the simulation.

- 1 Edit the *proc.v* file by opening it in the Source window. Make sure the **Edit > read only** flag isn't selected.
- **2** Scroll down and un-comment the read cycle on line 78. Your source file should look like the following:



3 Save the file in the Source window.



(MENU: File > Save)

4 Re-compile the *proc.v* file.



(PROMPT: vlog proc.v)

(Main MENU: Compile > Compile)

5 Load the top design unit.



(PROMPT: vsim work.top) (MENU: Simulate > Simulate)

6 Add the waves to the Wave window and run the simulation.

```
add wave *
run -all
```
Comparing the simulation runs

ModelSim includes a Comparison Wizard that walks you through the steps of setting up a waveform comparison. You can also do it manually with menu or command line commands.

- 1 Select Tools > Waveform Compare > Comparison Wizard from the Wave or Main window.
- 2 Click the browse button and select *gold.wlf* as the Reference Dataset. Recall that this dataset is from the first simulation run prior to adding the 10 time unit delay.

🔯 Comparison Wizard		
The first step in creating a comparison is to open the reference and test datasets (.wlf files). Either dataset can be a saved .wlf file or a dataset that is already opened. Use the Browse buttons to browse for a saved dataset, or click the down arrow to select a file from the dataset selection history.	Reference Dataset gold.wlf Test Dataset Use Current Simulation Update comparison after each run Specify Dataset	Browse
	< Previous Next >	Cancel

Leave the Test Dataset set to Use Current Simulation, and then click Next.



3 Select **Compare All Signals** in the second dialog, and then click Next.

4 In the next three dialogs, click Next, Compute Differences Now, and Finish, respectively.

Viewing and saving the comparison data

ModelSim performs the comparison and displays the compared signals in the Wave window.

册 wave - default	
File Edit View Insert Format To	ools Window
🚘 🖬 🎒 i 🐰 🖻 🛍 i 🙏	X 🗠 🛨 i 💽 🖻 🍳 🔍 🔍 🔍 🗮 i 🖬 i 🖬 🖬 🖬 🕷 i
📕 sim:/top/clk	
🗾 sim:/top/prw	
sim:/top/pstrb	
sim:/top/prdy	
⊡— sim:/top/paddr	00001001 <u>(00000000 <u>X00000001 X00000010 X00000011</u></u>
· ⊞— _ sim:/top/pdata	
sim:/top/srw	
sim:/top/srdy	
H- sim:/top/saddr	
	-No Data-
Compare: /top/\prdu<>prdu	
	-No Data-
FI-/ compare:/top/\srw<>srw\	-No Data-
	-No Data-
	-No Data-
	-No Data-
⊕–,∠ compare:/top/\sdata<>sda	-No Data-
	3620 ns
O ns to 777 ns	1.

The Compare tab in the Main window shows the region that was compared, and the transcript area shows the number of differences found between the timing of the Reference and Test datasets.

ModelSim	
File Edit View Compile Simulate Tools Win	dow Help
🕸 🚅 🛍 🛍 💵 🗾 100 🕂 🖳 🖺	E # 1 () ()
Library sim gold compare	Time: 2820 ns Iteration: 0 Instance: /top/p # Break at proc.v line 75 dataset open C:/modeltech/compare/gold.wlf gold # C:/modeltech/compare/gold.wlf opened as dataset "go Id" compare start gold sim compare add -recursive -all -wave # Created 11 comparisons. compare run # Computing waveform differences from time 0 ns to 2820 ns # Found 39 differences.
gol	d:/top //

In the Wave window, a signal that contains timing differences between the two simulations is denoted by a red X over its yellow triangle. Red difference markers in the waveform display area show the location of the timing differences on the waveforms, as do the red lines in the horizontal scrollbar at the bottom of the window.





Hover your mouse pointer over a difference marker to display a popup containing data about that timing difference. Also note that when you place a waveform cursor over a difference, the values column displays the text "diff."

Compare icons

The Wave window includes six waveform comparison icons that let you quickly jump between differences. From left to right, the icons do the following: find first difference, find previous annotated difference, find previous difference, find next difference, find next annotated difference, find last difference. Use these icons to move the selected cursor.



The next and previous buttons cycle through differences on all signals. To view differences for just the selected signal, use <tab> and <shift> - <tab>.

Saving the comparison

You can save the comparison for later viewing, either in a text file or in files that can be reloaded into ModelSim.

To save the difference information to a text file, select **Tools > Waveform Compare > Differences > Write Report**.

To save the comparison so it can be reloaded into ModelSim, you must save two files. Select **Tools > Waveform Compare > Differences > Save** to save the computed differences. Next, select **Tools > Waveform Compare > Rules > Save** to save the comparison configuration rules. To reload the comparison later, you would start a comparison and then use the **Tools > Waveform Compare > Reload** command.

Viewing comparison results in the List window

You can also view the results of your waveform comparison in the List window.

- 1 Select **View > List** to open the List window.
- **2** Drag the region from the Compare tab in the Main window to the List window. This will load the compared signals into the List window. Scroll down the window, and you'll see differences shown in yellow.

🔚 list		-OX
File Edit View T	ools Window	
ns-v com delta-v compare com	are:/top/\prw<>prw\- compare:/top/\prdy<>prdy\- /top/\clk<>clk\- are:/top/\pstrb<>pstrb\-	cor
2700 +0 2705 +0 2720 +0 2740 +0 2745 +0 2755 +0 2760 +0 2780 +0 2785 +0 2785 +0 2800 +0 2820 +0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	222222 1000000 1000000 1000000 1000000 1222222 1222222 1222222 1222222 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 10000000 10000000 10000000 100000000
	•	• //.

difference markers

Specifying tolerances

There may be times you want to allow for leading or trailing tolerances in the test dataset signals. You can do this easily by modifying the signal properties of a comparison object in the Wave window.

1 Click the Find Next Difference icon until you can see the differences at 2025 ns.



(KEYBOARD: Tab)

2 Select "compare:/top/\prw<>prw\" in the signals list and then right-click to open the Signal Properties dialog. Select the Compare tab.

(MENU: View > Signal Properties)

Wave Signal Properties
Signal: compare:/top/\prw<>prw\
View Format Compare
C Clocked Comparison
Clocks
Continuous Comparison
Leading Tolerance
Specify When Expression
Builder
OK Cancel Apply

Recall that we delayed the read cycle in proc.v by 10 time units. Therefore, if we specify a trailing tolerance of 10 ns, the differences on the comparison object should disappear.

- **3** Specify 10 ns for the Trailing Tolerance and then click OK.
- 4 Rerun the comparison.

(MENU: Tools > Waveform Compare > Run Comparison)



5 Notice that the difference markers have disappeared for the /top/prw comparison object.

6 Quit the simulator.

quit -f

Lesson 9 - Debugging with the Dataflow window

The goals for this lesson are:

- Log signals so you have information necessary for debugging
- Explore the connectivity of your design
- Trace an event
- Trace an X (unknown) value
- Jump to the source of an unknown
- View hierarchy in the Dataflow window
- Zoom and pan the Dataflow window

The Dataflow window allows you trace VHDL signals or Verilog nets and registers through your design. ModelSim versions 5.6 and later include enhanced Dataflow functionality that expands your debugging options.

Note: The enhanced Dataflow window was introduced in version 5.6 and is available as an add-on to the PE product. Contact Model Technology sales for more information.

Compiling and loading the design

We'll start by compiling and loading a mixed design that we'll use for subsequent examples.

- 1 Create a new working directory, make it the current directory, and then copy the files from \modeltech\examples\mixedHDL into it.
- 2 Use the vlib command to create a work library in the current directory.

vlib work
(MENU: File > New > Library)

3 Use the **vmap** command to map the work library to a physical directory. A *modelsim.ini* file will be written into the **work** directory.

vmap work work

4 Compile the Verilog files.

vlog cache.v memory.v proc.v



(MENU: Compile > Compile)

5 Compile the VHDL files.

vcom util.vhd set.vhd top.vhd



(MENU: Compile > Compile)

6 Load the top level of the design.

vsim top



(MENU: Simulate > Simulate)

- Log all signals in the design so we have all information for debugging.
 log -r /*
- 8 Run the design for 500 ns.

run 500 ns

Exploring connectivity

A primary use of the Dataflow window is exploring the "physical" connectivity of your design. You do this by expanding the view from process to process. This allows you to see the drivers/receivers of a particular signal, net, or register.

- **1** Select *p*: *proc* in the sim tab of the Main window.
- **2** Open the Signals and Dataflow windows.

view si d (MENU: View > Signals, View > Dataflow)

3 Drag signal *strb* from the Signals window to the Dataflow window.



4 Double click the net that is highlighted in red. The view expands to display the processes that are connected to *strb*.



5 Select signal *test* on process #AND#24 and expand the view to show its drivers.



(MENU: Navigate > Expand net to drivers)

Notice that after the display expands, the signal line for *strb* is highlighted in green. This highlighting lets you know the path you have traversed in the design.

6 Select signal *oen* on process #ALWAYS#144, and expand the view to show its readers.



(MENU: Navigate > Expand net to readers)

7 Continue exploring if you wish. When you are done, clear the Dataflow window before moving on to the next exercise.



(MENU: Edit > Erase all)

Tracing events

Another useful debugging feature is tracing events that contribute to an unexpected output value. Using the Dataflow window's embedded wave viewer, you can trace backward from a transition to see what process or signal is causing the unexpected output.

- 1 If you didn't do so in the last exercise, clear the Dataflow window.
- 2 Select *p: proc* in the sim tab of the Main window, and then drag signal *t_out* from the Signals window into the Dataflow window.
- **3** Open the embedded wave viewer and increase the size of the window.



(MENU: View > Show Wave)

🚟 dataflow
File Edit View Navigate Trace Tools Window
/ 😂 📐 🖕 👗 🖻 🛍 Ω ∴ 🚧 📭 🛃 🦕 🐎 升 升 🗲 🗲 🖅 🖅 🔍
Q 🔍 🗗 🔳
St1 strb #NAND#24
😅 🖬 🎒 👗 🛍 🛍 📐 🔉 Ҽ 🛨 💽 🕞 🍳 🍳 🕵 📑 EF EL EL EL EM
500 ns
Ons <mark>Ons</mark>
Extended mode enabled Keep 1 /top/p/t_out

4 Select process *#NAND#24* in the dataflow pane. Notice that all input and output signals of the process are displayed automatically in the wave viewer.



5 Set a time cursor in the wave viewer at the last transition of signal *t_out* (465 ns). See "Making cursor measurements" (T-55) for more information on setting cursors.

6 To trace to the first contributing event, select **Trace > Trace next event**.



A new cursor is added to the wave viewer marking the last event, the transition of the strobe to 0, which caused the output of 0 on t_out .

Inputs: Inputs: Inputs: Inputs: Itop/p/strb Itop/p/test Outputs: Outputs: Inputs: Input	
500 ns	
463 ns	38 ns <mark>463 ns</mark>
425 ns	425 ns
<u> </u>	

7 Trace the next event two more times and then select Trace > Trace event set.



The dataflow pane sprouts to the preceding process and shows the input driver of signal *strb*. Notice too that the wave viewer now shows the input and output signals of the newly selected process.



You can continue tracing events through the design in this manner: select **Trace next** event until you get to a transition of interest in the wave viewer, and then select **Trace** event set to update the dataflow pane.

8 Clear the Dataflow window before moving on to the next exercise. Also, close the wave viewer pane.



(MENU: View > Show Wave)

Tracing an 'X' (unknown)

The Dataflow window lets you easily track an unknown value (X) as it propagates through the design. The Dataflow window is linked to the stand-alone Wave window, so you can view signals in the Wave window and then use the Dataflow window to track the source of a problem. As you traverse your design in the Dataflow window, appropriate signals will be added automatically to the Wave window.

1 Open the Wave window and add a signal.

```
view wave
add wave /top/p/t_out
(MENU: View > Wave)
(GUI: Open Signals window and drag signal to Wave window)
```

Note that t_{out} goes to an unknown state (StX) at time 0 and continues transitioning to StX throughout the run. The red color of the waveform indicates an unknown value.





2 Drag *t_out* from the Wave window to the Dataflow window.

You must click somewhere in the Dataflow window to get the yellow signal values to appear.

As previously mentioned the Wave and Dataflow windows are designed to work together. Try moving the cursor in the Wave window (see "Making cursor measurements" (T-55) for details), and you'll see that the value of t_out changes in the Dataflow window. We'll look at other links between the windows as we work through the tutorial.

3 Move the Wave window cursor back to a time when t_out is unknown. Then, with t_out selected in the Dataflow window, trace the unknown.



(MENU: Trace > Trace X)



The input signal *test* is selected in the Dataflow window, and it is also added automatically to the Wave window.

4 Continue tracing back to the source of the unknown. Select Trace > Trace X again. This time signal *test2* is highlighted in the Dataflow window, and it is also added to the Wave window. 5 Select **Trace** > **Trace** X once more, and you'll discover the source of the unknown. In this case there is a HiZ on input signal *test_in* and a 1 on input signal *_rw*, so output signal *test2* resolves to an 'X'.

🚟 dataflow	×
File Edit View Navigate Trace Tools Window	
🚭 📉 🖕 👗 🖻 🛍 🗅 🗁 🛤 je 🔩 je 🛠 🔆 🗲 🖅 🖅 🔊 🍳	
	-
St1_ru #NAND#23 St1_ru #NAND#22 Image: state sta	
	-1
	-
Extended mode enabled Keep 1 /top/p/test2	1.

6 Clear the Dataflow window.



(MENU: Edit > Erase All)

Jumping to the source of an X

In the last exercise you traced an unknown, from process to process, until you identified the source. You can speed this up by jumping directly to the source in one step.

- 1 Drag *t_out* from the Wave window to the Dataflow window as you did in the last exercise.
- 2 Select Trace > Chase X.
- **3** The design expands to show the source of the unknown.
- 4 Clear the Dataflow window.



(MENU: Edit > Erase All)

Displaying hierarchy in the Dataflow window

You can display connectivity in the Dataflow window using hierarchical instances. You enable this by modifying the options prior to adding items to the window.

- 1 Select **Tools > Options** from the Dataflow window menu bar.
- **2** Check **Show Hierarchy** and then select OK.

Dataflow Options		×
Display connectivity using hierarchical instances. NOTE: Changing this option will cause the current contents of the Dataflow window to be erased!	 ✓ Keep ✓ Show ✓ Botto ✓ Disab ⊂ Select ⊂ Log n 	Dataflow Hierarchy m inout pins le Sprout t equivalent nets
	<u>0</u> K	<u>C</u> ancel

3 Add signal *t_out* to the Dataflow window.

add dataflow /top/p/t_out



Zooming and panning

The Dataflow window offers several tools for zooming and panning the display. After reviewing the options below, try them out on the *cache* module design.

Zooming with toolbar buttons

These zoom buttons are available on the toolbar:



Zooming with the mouse

To zoom with the mouse, you can either use the middle mouse button or enter Zoom Mode by selecting **View > Zoom** and then use the left mouse button.



4 zoom options are possible by clicking and dragging in different directions:

- Down-Right: Zoom Area (In)
- Up-Right: Zoom Out (zoom amount is displayed at the mouse cursor)
- Down-Left: Zoom Selected
- Up-Left: Zoom Full

The zoom amount is displayed at the mouse cursor. A zoom operation must be more than 10 pixels to activate.

Panning with the mouse

To pan with the mouse you must enter Pan Mode by selecting View > Pan.



Now click and drag with the left mouse button to pan the design.

Lesson 10 - Running a batch-mode simulation

The goals for this lesson are:

- Run a batch-mode VHDL simulation
- Execute a macro (DO) file
- View a saved simulation

Batch-mode allows you to execute several commands that are written in a text file. You create a text file with the list of commands you wish to run, and then specify that file when you start ModelSim. This is particularly useful when you need to run a simulation or a set of commands repeatedly.

▲ **Important:** Batch-mode simulations must be run from a DOS prompt. Unless directed otherwise, enter all commands in this lesson at a DOS prompt. Additionally, this lesson assumes you have added ModelSim to your PATH. If you did not, you'll need to specify full paths to the tools (i.e., vlib, vmap, vcom, and vsim) that are used in the lesson.

1 To set up for this lesson, create a new directory and copy this file into it:

```
\verb|<install_dir>\verb|modeltech|examples|counter.vhd||
```

2 Create a new design library (again, enter these commands at a DOS prompt in the new directory you created in step 1.):

vlib work

3 Map the library:

vmap work work

4 Then compile the source file:

<install_dir>/<platform>/vcom counter.vhd

5 You will use a macro file that provides stimulus for the counter. For your convenience, a macro file has been provided with ModelSim. You need to copy this macro file from the installation directory to the current directory:

<install_dir>\modeltech\examples\stim.do

6 Create a batch file using an editor; name it *yourfile*. With the editor, put the following on separate lines in the file:

```
add list -decimal *
do stim.do
write list counter.lst
quit -f
```

and save to the current directory.

7 To run the batch-mode simulation, enter the following at the command prompt:

vsim -do yourfile -wlf saved.wlf counter -c

This is what you just did in Step 7:

- invoked the VSIM simulator on a design unit called "counter"
- instructed the simulator to save the simulation results in a log file named *saved.wlf* by using the **-wlf** switch
- used the contents of *yourfile* to specify that values are to be listed in decimal, to execute a stimulus file called *stim.do*, and to write the results to a file named *counter.lst*, the default for a design named *counter*
- 8 Since you saved the simulation results in *saved.wlf*, you can view the simulation results by starting up VSIM with its **-view** switch:

vsim -view saved.wlf

9 Open these windows with the **View** menu in the Main window, or the equivalent command at the ModelSim prompt:

view signals list wave

- Note: If you open the Process or Variables windows they will be empty. You are looking at a saved simulation, not examining one interactively; the logfile saved in *saved.wlf* was used to reconstruct the current windows.
- **10** Now that you have the windows open, put the signals in them:

```
add wave *
add list *
```

11 Use the available windows to experiment with the saved simulation results and quit when you are ready:

quit -f

For additional information on the batch and command line modes, please refer to the *ModelSim User's Manual*.

T-100

Lesson 11 - Executing commands at load time

The goals for this lesson are:

- Specify the design unit to be simulated on the command line
- Edit the *modelsim.ini* file
- Execute commands at load time with a DO file

Important: Start this lesson from the DOS prompt in the same directory in which you completed *Chapter Lesson 10 - Running a batch-mode simulation*.

For this lesson, you will use a macro (DO) file that executes whenever you load a design. For convenience, a startup file has been provided with the ModelSim program. You need to copy this DO file from the installation directory to your current directory:

```
\<install_dir>\modeltech\examples\startup.do
```

2 Next, you will edit the *modelsim.ini* file in the *modeltech* directory (or the *modelsim.ini* file in your current directory if one exists) to point at this file. To do this, open <*install_dir>\modeltech\modelsim.ini* using a text editor and uncomment the following line (by deleting the leading ;) in the [vsim] section of the file:

Startup = do startup.do

Then save modelsim.ini.

- Note: The *modelsim.ini* file must be write-enabled for this change to take place. Using MS Explorer, right-click on \<*install_dir*>*modeltech**modelsim.ini*, then click Properties. In the dialog box, uncheck the Read-only box and click OK. (You can also copy the file to your current directory.)
- **3** Take a look at the DO file. It uses the predefined variable **\$entity** to do different things when loading different designs.
- **4** Start the simulator and specify the top-level design unit to be simulated by entering the following command at the DOS prompt:

vsim counter

Notice that the simulator loads the design unit without displaying the Load Design dialog box. This is handy if you are simulating the same design unit over and over. Also notice that all the windows are open. This is because the **view** * command is included in the startup macro.

5 If you plan to continue with the following practice sessions, keep ModelSim running. If you would like to quit the simulator, enter the following command at the VSIM prompt:

quit -f

6 You won't need the *startup.do* file for any other examples, so use your text editor to comment out the "Startup" line in *modelsim.ini*.

IMPORTANT – USE OF THIS SOFTWARE IS SUBJECT TO LICENSE RESTRICTIONS

CAREFULLY READ THIS LICENSE AGREEMENT BEFORE USING THE SOFTWARE

This license is a legal "Agreement" concerning the use of Software between you, the end user, either individually or as an authorized representative of the company purchasing the license, and Mentor Graphics Corporation, Mentor Graphics (Ireland) Limited, Mentor Graphics (Singapore) Private Limited, and their majorityowned subsidiaries ("Mentor Graphics"). USE OF SOFTWARE INDICATES YOUR COMPLETE AND UNCONDITIONAL ACCEPTANCE OF THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT. If you do not agree to these terms and conditions, promptly return or, if received electronically, certify destruction of Software and all accompanying items within 10 days after receipt of Software and receive a full refund of any license fee paid.

END USER LICENSE AGREEMENT

1. GRANT OF LICENSE. The software programs you are installing, downloading, or have acquired with this Agreement, including any updates, modifications, revisions, copies, and documentation ("Software") are copyrighted, trade secret and confidential information of Mentor Graphics or its licensors who maintain exclusive title to all Software and retain all rights not expressly granted by this Agreement. Mentor Graphics or its authorized distributor grants to you, subject to payment of appropriate license fees, a nontransferable, nonexclusive license to use Software solely: (a) in machine-readable, object-code form; (b) for your internal business purposes; and (c) on the computer hardware or at the site for which an applicable license fee is paid, or as authorized by Mentor Graphics. A site is restricted to a one-half mile (800 meter) radius. Mentor Graphics' then-current standard policies, which vary depending on Software, license fees paid or service plan purchased, apply to the following and are subject to change: (a) relocation of Software; (b) use of Software, which may be limited, for example, to execution of a single session by a single user on the authorized hardware or for a restricted period of time (such limitations may be communicated and technically implemented through the use of authorization codes or similar devices); (c) eligibility to receive updates, modifications, and revisions; and (d) support services provided. Current standard policies are available upon request.

2. ESD SOFTWARE. If you purchased a license to use embedded software development ("ESD") Software, Mentor Graphics or its authorized distributor grants to you a nontransferable, nonexclusive license to reproduce and distribute executable files created using ESD compilers, including the ESD run-time libraries distributed with ESD C and C++ compiler Software that are linked into a composite program as an integral part of your compiled computer program, provided that you distribute these files only in conjunction with your compiled computer program. Mentor Graphics does NOT grant you any right to duplicate or incorporate copies of Mentor Graphics' real-time operating systems or other ESD Software, except those explicitly granted in this section, into your products without first signing a separate agreement with Mentor Graphics for such purpose.

3. BETA CODE.

3.1 Portions or all of certain Software may contain code for experimental testing and evaluation ("Beta Code"), which may not be used without Mentor Graphics' explicit authorization. Upon Mentor Graphics' authorization, Mentor Graphics grants to you a temporary, nontransferable, nonexclusive license for experimental use to test and evaluate the Beta Code without charge for a limited period of time specified by Mentor Graphics. This grant and your use of the Beta Code shall not be construed as marketing or offering to sell a license to the Beta Code, which Mentor Graphics may choose not to release commercially in any form.

3.2 If Mentor Graphics authorizes you to use the Beta Code, you agree to evaluate and test the Beta Code under normal conditions as directed by Mentor Graphics. You will contact Mentor Graphics periodically during your use of the Beta Code to discuss any malfunctions or suggested improvements. Upon completion of your evaluation and testing, you will send to Mentor Graphics a written evaluation of the Beta Code, including its strengths, weaknesses and recommended improvements.

3.3 You agree that any written evaluations and all inventions, product improvements, modifications or developments that Mentor Graphics conceives or makes during or subsequent to this Agreement, including those based partly or wholly on your feedback, will be the exclusive property of Mentor Graphics. Mentor Graphics will have exclusive rights, title and interest in all such property. The provisions of this subsection shall survive termination or expiration of this Agreement.

4. RESTRICTIONS ON USE. You may copy Software only as reasonably necessary to support the authorized use. Each copy must include all notices and legends embedded in Software and affixed to its medium and container as received from Mentor Graphics. All copies shall remain the property of Mentor Graphics or its licensors. You shall maintain a record of the number and primary location of all copies of Software, including copies merged with other software, and shall make those records available to Mentor Graphics upon request. You shall not make Software available in any form to any person other than your employer's employees and contractors, excluding Mentor Graphics' competitors, whose job performance requires access. You shall take appropriate action to protect the confidentiality of Software and ensure that any person permitted access to Software does not disclose it or use it except as permitted by this Agreement. Except as otherwise permitted for purposes of interoperability as specified by the European Union Software Directive or local law, you shall not reverse-assemble, reverse-compile, reverse-engineer or in any way derive from Software any source code. You may not sublicense, assign or otherwise transfer Software, this Agreement or the rights under it without Mentor Graphics' prior written consent. The provisions of this section shall survive the termination or expiration of this Agreement.

5. LIMITED WARRANTY.

5.1 Mentor Graphics warrants that during the warranty period Software, when properly installed, will substantially conform to the functional specifications set forth in the applicable user manual. Mentor Graphics does not warrant that Software will

meet your requirements or that operation of Software will be uninterrupted or error free. The warranty period is 90 days starting on the 15th day after delivery or upon installation, whichever first occurs. You must notify Mentor Graphics in writing of any nonconformity within the warranty period. This warranty shall not be valid if Software has been subject to misuse, unauthorized modification or installation. MENTOR GRAPHICS' ENTIRE LIABILITY AND YOUR EXCLUSIVE REMEDY SHALL BE, AT MENTOR GRAPHICS' OPTION, EITHER (A) REFUND OF THE PRICE PAID UPON RETURN OF SOFTWARE TO MENTOR GRAPHICS OR (B) MODIFICATION OR REPLACEMENT OF SOFTWARE THAT DOES NOT MEET THIS LIMITED WARRANTY, PROVIDED YOU HAVE OTHERWISE COMPLIED WITH THIS AGREEMENT. MENTOR GRAPHICS MAKES NO WARRANTIES WITH RESPECT TO: (A) SERVICES; (B) SOFTWARE WHICH IS LOANED TO YOU FOR A LIMITED TERM OR AT NO COST; OR (C) EXPERIMENTAL BETA CODE; ALL OF WHICH ARE PROVIDED "AS IS."

5.2 THE WARRANTIES SET FORTH IN THIS SECTION 5 ARE EXCLUSIVE. NEITHER MENTOR GRAPHICS NOR ITS LICENSORS MAKE ANY OTHER WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO SOFTWARE OR OTHER MATERIAL PROVIDED UNDER THIS AGREEMENT. MENTOR GRAPHICS AND ITS LICENSORS SPECIFICALLY DISCLAIM ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

6. LIMITATION OF LIABILITY. EXCEPT WHERE THIS EXCLUSION OR RESTRICTION OF LIABILITY WOULD BE VOID OR INEFFECTIVE UNDER APPLICABLE STATUTE OR REGULATION, IN NO EVENT SHALL MENTOR GRAPHICS OR ITS LICENSORS BE LIABLE FOR INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING LOST PROFITS OR SAVINGS) WHETHER BASED ON CONTRACT, TORT OR ANY OTHER LEGAL THEORY, EVEN IF MENTOR GRAPHICS OR ITS LICENSORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN NO EVENT SHALL MENTOR GRAPHICS' OR ITS LICENSORS' LIABILITY UNDER THIS AGREEMENT EXCEED THE AMOUNT PAID BY YOU FOR THE SOFTWARE OR SERVICE GIVING RISE TO THE CLAIM. IN THE CASE WHERE NO AMOUNT WAS PAID, MENTOR GRAPHICS AND ITS LICENSORS SHALL HAVE NO LIABILITY FOR ANY DAMAGES WHATSOEVER.

7. LIFE ENDANGERING ACTIVITIES. NEITHER MENTOR GRAPHICS NOR ITS LICENSORS SHALL BE LIABLE FOR ANY DAMAGES RESULTING FROM OR IN CONNECTION WITH THE USE OF SOFTWARE IN ANY APPLICATION WHERE THE FAILURE OR INACCURACY OF THE SOFTWARE MIGHT RESULT IN DEATH OR PERSONAL INJURY. YOU AGREE TO INDEMNIFY AND HOLD HARMLESS MENTOR GRAPHICS AND ITS LICENSORS FROM ANY CLAIMS, LOSS, COST, DAMAGE, EXPENSE, OR LIABILITY, INCLUDING ATTORNEYS' FEES, ARISING OUT OF OR IN CONNECTION WITH SUCH USE.

8. INFRINGEMENT.

8.1 Mentor Graphics will defend or settle, at its option and expense, any action brought against you alleging that Software infringes a patent or copyright in the United States, Canada, Japan, Switzerland, Norway, Israel, Egypt, or the

European Union. Mentor Graphics will pay any costs and damages finally awarded against you that are attributable to the claim, provided that you: (a) notify Mentor Graphics promptly in writing of the action; (b) provide Mentor Graphics all reasonable information and assistance to settle or defend the claim; and (c) grant Mentor Graphics sole authority and control of the defense or settlement of the claim.

8.2 If an infringement claim is made, Mentor Graphics may, at its option and expense, either (a) replace or modify Software so that it becomes noninfringing, or (b) procure for you the right to continue using Software. If Mentor Graphics determines that neither of those alternatives is financially practical or otherwise reasonably available, Mentor Graphics may require the return of Software and refund to you any license fee paid, less a reasonable allowance for use.

8.3 Mentor Graphics has no liability to you if the alleged infringement is based upon: (a) the combination of Software with any product not furnished by Mentor Graphics; (b) the modification of Software other than by Mentor Graphics; (c) the use of other than a current unaltered release of Software; (d) the use of Software as part of an infringing process; (e) a product that you design or market; (f) any Beta Code contained in Software; or (g) any Software provided by Mentor Graphics' licensors which do not provide such indemnification to Mentor Graphics' customers.

8.4 THIS SECTION 8 STATES THE ENTIRE LIABILITY OF MENTOR GRAPHICS AND ITS LICENSORS AND YOUR SOLE AND EXCLUSIVE REMEDY WITH RESPECT TO ANY ALLEGED PATENT OR COPYRIGHT INFRINGEMENT BY ANY SOFTWARE LICENSED UNDER THIS AGREEMENT.

9. TERM. This Agreement remains effective until expiration or termination. This Agreement will automatically terminate if you fail to comply with any term or condition of this Agreement or if you fail to pay for the license when due and such failure to pay continues for a period of 30 days after written notice from Mentor Graphics. If Software was provided for limited term use, this Agreement will automatically expire at the end of the authorized term. Upon any termination or expiration, you agree to cease all use of Software and return it to Mentor Graphics or certify deletion and destruction of Software, including all copies, to Mentor Graphics' reasonable satisfaction.

10. EXPORT. Software is subject to regulation by local laws and United States government agencies, which prohibit export or diversion of certain products, information about the products, and direct products of the products to certain countries and certain persons. You agree that you will not export in any manner any Software or direct product of Software, without first obtaining all necessary approval from appropriate local and United States government agencies.

11. RESTRICTED RIGHTS NOTICE. Software has been developed entirely at private expense and is commercial computer software provided with RESTRICTED RIGHTS. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement under which Software was obtained pursuant to DFARS 227.7202-3(a) or as set forth in subparagraphs (c)(1) and (2) of the Commercial

Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable. Contractor/manufacturer is Mentor Graphics Corporation, 8005 Boeckman Road, Wilsonville, Oregon 97070-7777 USA.

12. THIRD PARTY BENEFICIARY. For any Software under this Agreement licensed by Mentor Graphics from Microsoft or other licensors, Microsoft or the applicable licensor is a third party beneficiary of this Agreement with the right to enforce the obligations set forth in this Agreement.

13. CONTROLLING LAW. This Agreement shall be governed by and construed under the laws of Ireland if the Software is licensed for use in Israel, Egypt, Switzerland, Norway, South Africa, or the European Union, the laws of Japan if the Software is licensed for use in Japan, the laws of Singapore if the Software is licensed for use in Singapore, People's Republic of China, Republic of China, India, or Korea, and the laws of the state of Oregon if the Software is licensed for use in the United States of America, Canada, Mexico, South America or anywhere else worldwide not provided for in this section.

14. SEVERABILITY. If any provision of this Agreement is held by a court of competent jurisdiction to be void, invalid, unenforceable or illegal, such provision shall be severed from this Agreement and the remaining provisions will remain in full force and effect.

15. MISCELLANEOUS. This Agreement contains the entire understanding between the parties relating to its subject matter and supersedes all prior or contemporaneous agreements, including but not limited to any purchase order terms and conditions, except valid license agreements related to the subject matter of this Agreement which are physically signed by you and an authorized agent of Mentor Graphics. This Agreement may only be modified by a physically signed writing between you and an authorized agent of Mentor Graphics. Waiver of terms or excuse of breach must be in writing and shall not constitute subsequent consent, waiver or excuse. The prevailing party in any legal action regarding the subject matter of this Agreement shall be entitled to recover, in addition to other relief, reasonable attorneys' fees and expenses.

Rev. 03/00

T-108
Index

Numerics

1076, IEEE Std **T-6** 1364, IEEE Std **T-6**

A

application notes T-7 Assertion errors T-48

В

Batch-mode simulation T-97 Breakpoints T-23 continuing simulation after T-23

С

Code Coverage T-61 coverage_summary window T-63 reload T-67 report T-64 vsim -coverage command T-62 Command history T-9 compare icons T-77 Compile compile order T-39 compile order of Verilog modules T-28 mixed HDL design T-39 Verilog T-26 coverage_summary window T-63

D

Dataflow window pan T-96 zoom T-96 Debugging a VHDL design T-45 Design library creating T-18, T-27, T-38 do command T-10 DO files executing a DO file in batch-mode T-98 using a DO file at startup T-102 using the transcript as a DO file T-10 documentation T-7 drag and drop T-9

Е

Errors breaking on assertion T-49 finding in VHDL designs T-49 viewing in Source window T-50 examine command T-35

F

Finding a cursor in the Wave window T-55 force command T-22 frequently asked questions T-7

Η

Hierarchy of a mixed VHDL/Verilog design T-42 of a Verilog design T-31

I

IEEE Std 1076 T-6 IEEE Std 1364 T-6

K

Keyboard shortcuts, Wave window T-57

L

Libraries creation and mapping T-46 LSF app note on using with ModelSim T-7

Μ

Macros T-10

Ρ

Pan

Dataflow window T-96

Q

quit VSIM command T-24, T-36

R

reference signals T-69 restart T-35 Reusing commands T-10 run VSIM command T-22

S

Shortcuts command history T-9 Wave window T-57 Signal transitions searching for T-56 Signals applying stimulus to T-22 display values with examine command T-35 Simulating code coverage T-61 Simulation batch-mode T-97 executing commands at startup T-101 mixed VHDL/Verilog T-37 saving results in log file T-98 Simulate dialog box T-29, T-41 single-stepping T-24 Verilog T-25 -view switch T-98 -wlf switch T-98 Software updates T-8 Standard Developer's Kit User Manual T-7 standards supported T-6 Support T-8 System initialization file T-102

Т

Tech notes T-8 Technical support T-8 test signals T-69 Transcript save T-10

U

Updates T-8

V

Vera, see Vera documentation Verilog compile T-26 interface checking between design units T-28 standards T-6 viewing design in Structure and Source windows T-42 Verilog 2001, current implementation T-6 Verilog simulation T-25 VHDL standards T-6 vsim -coverage command T-62

W

Waveform Comparison icons T-77 reference signals T-69 test signals T-69 Windows Dataflow window zooming T-96 opening T-48 Wave window changing display range (zoom) T-56 cursor measurements T-55 using time cursors T-54 zoom options T-56 zooming T-56 Work library mapping T-46

Ζ

Zoom Dataflow window T-96 from Wave toolbar buttons T-56 from Zoom menu T-56 options T-56 with the mouse T-57