
Xilinx State Diagram

<Release Version: 8.2i>

Tutorial

Department of Electrical and Computer Engineering State University of New York – New Paltz Start a new Project and Select the correct chip setup for the Digilab 2 boards.




Click Next. Set the values as shown below.


Property Name	Value
Product Category	All 🔻
Family	Spartan2
Device	XC2S200 🔻
Package	PQ208
Speed	-6
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISE Simulator (VHDL/Verilog)
Enable Enhanced Design Summary	V
Enable Message Filtering	
Display Incremental Messages	

Click Next.

This opens the New Project Dialog box.




Click on New Source.




Select State Diagram and give the file a name. The File name needs to be 8 or fewer characters. Make sure Add to Project check box is checked. Then click Next. Then, Finished.

This will open the New Source Dialog box again for confirmation. Click Next and Finish.




Draw State Machines

This opens StateCAD. Once StateCAD is open access the Design Wizard using button.




Select a geometric diagram with 4 states and then click "Next".


Select Asynchronous Reset, then hit "Next".




To setup the transitions from one state to another, select both the "Next" and "Previous" options in the "Setup Transitions" window. Click Finish!




The template state diagram has been created but it still needs to be placed onto the blank diagram window. To place the diagram created from the wizard, left-click anywhere on the blank diagram; an inch from the top-left corner is a good place.




Now that the basic diagram is in place, we need to add/remove/modify the current transitions to obtain the correct state diagram for the sequence generator. Left-click on one of the two boxes of the transition arrow **State0-->State1**. This will bring up the "Edit Conditions" dialog box. Add the condition **MODE = '1'** in the "Conditions" box.




This condition will make the transition **State0-->State1** occurs when **MODE** is true or '1'. Click "OK". Your diagram will now have the condition on the transition line.



At some point you will need to resize and move the transition text so as to make it more readable and organized. This can be done by holding down the left mouse button and moving the mouse accordingly.




Double click on State1.




To assign the correct output for that state, click on the "Output Wizard" button. Select "Constant" from the upper left box, type 1 in the "CONSTANT" box, type DOUT in the "DOUT1" box, and set the "Data path width" to 1. Click on "OK".




Do this process again. But, this time, define an output "DOUT2" with data width 1 and set its constant value to 0. Click "OK". Now State 1 has two defined outputs.




Click "OK". You can see the outputs of State1 on the diagram.




Alternatively, you may type the value of the output for a given state; no need to run the "Output Wizard". Double click State2. Edit the outputs as seen below. Click "OK" when done.





Continue till all states' outputs have been defined as follows.



If a state transition is not needed, it can be deleted by left clicking on the transition line and pressing the delete key. Let's delete the following state transitions.


State0-->State3

State2-->State1


State2-->State3

State3-->State2

The state diagram should now look like the following.



We can add additional state transitions by using the button. Let us add the following transitions: **State0-->State2**, **State1-->State3**, **State2-->State0**. To do this, press the button with the blue curved line on the left toolbar. Left-click on the edge of **State0** to start the beginning of the transition, indicated by a red box, and once more at the edge State2 to end the transition. Do the same from **State1** to **State3** and **State2** to **State0**. The state diagram should now look like this.



Finish the diagram by applying the following conditions and outputs for each transition:

State0-->State2

Condition: MODE = '0'

State1-->State3

Condition: MODE = '0'

State 2-->State0

Condition: MODE = '1'

State1-->State0


Condition: MODE = '1'

State2-->State1

Condition: MODE = '0'

Note: If there are more than one condition for state transition, use 'and' operator to separate the conditions. For example: **MODE1 ='1'** and **MODE2 = '0'**


The final state diagram is shown below.




Now save the diagram.

Now we need to test our design. Left Click on the State Bench Button If all goes well, this dialog window will appear.






We do not want to optimize any outputs so just click "CANCEL". Then a small waveform generator will appear after the VHDL has been compiled.




Xilinx can automatically generate every single test case possible, just by clicking this

button Testbench. And the following window will appear.




Just click "BEGIN". This will show you the VHDL code along with the waveform.



Verify that your design is correct by viewing the generated waveform.

Alternative Notations:

You may specify your inputs either as **Mode = '1'** or simply as **Mode**. For **Mode = '0'**, you can use **!mode**. So, your state diagram may also be implemented as:



For multiple inputs, you can either Abel notation A & !B & C or using VHDL notation A='1' AND B='0' AND C='1'.